| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Mon, 17 Jun 2024 10:12:41 +0800 From: Yangyu Chen <cyy@...self.name> To: Yixun Lan <dlan@...too.org> Cc: linux-riscv@...ts.infradead.org, Conor Dooley <conor+dt@...nel.org>, Palmer Dabbelt <palmer@...belt.com>, Paul Walmsley <paul.walmsley@...ive.com>, Samuel Holland <samuel.holland@...ive.com>, Anup Patel <anup.patel@....com>, Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org Subject: Re: [PATCH v1 6/9] riscv: add SpacemiT SOC family Kconfig support > On Jun 17, 2024, at 06:26, Yixun Lan <dlan@...too.org> wrote: > > On 01:20 Mon 17 Jun , Yangyu Chen wrote: >> The first SoC in the SpacemiT series is K1, which contains 8 RISC-V >> cores with RISC-V Vector v1.0 support. >> >> Link: https://www.spacemit.com/en/spacemit-key-stone-2/ >> >> Signed-off-by: Yangyu Chen <cyy@...self.name> >> --- >> arch/riscv/Kconfig.socs | 5 +++++ >> 1 file changed, 5 insertions(+) >> >> diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs >> index f51bb24bc84c..8a5775586845 100644 >> --- a/arch/riscv/Kconfig.socs >> +++ b/arch/riscv/Kconfig.socs >> @@ -24,6 +24,11 @@ config ARCH_SOPHGO >> help >> This enables support for Sophgo SoC platform hardware. >> >> +config ARCH_SPACEMIT >> + bool "Sophgo SoCs" > ~~~~~ is this a copy & paste typo? Yes. I will fix them soon. >> + help >> + This enables support for SpacemiT SoC platform hardware. >> + >> config ARCH_STARFIVE >> def_bool SOC_STARFIVE >> >> -- >> 2.45.1 >> > > -- > Yixun Lan (dlan) > Gentoo Linux Developer > GPG Key ID AABEFD55
Powered by blists - more mailing lists