linux-kernel - Re: [PATCH v2] arm64: dts: qcom: x1e80100: Enable tsens and thermal zone nodes

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <ZnQmFFq/lCm63yuL@linaro.org>
Date: Thu, 20 Jun 2024 15:52:36 +0300
From: Abel Vesa <abel.vesa@...aro.org>
To: Konrad Dybcio <konrad.dybcio@...aro.org>
Cc: Bjorn Andersson <andersson@...nel.org>, Rob Herring <robh@...nel.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>, linux-arm-msm@...r.kernel.org,
	devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
	Rajendra Nayak <quic_rjendra@...cinc.com>
Subject: Re: [PATCH v2] arm64: dts: qcom: x1e80100: Enable tsens and thermal
 zone nodes

On 24-06-18 13:06:34, Konrad Dybcio wrote:
> 
> 
> On 6/14/24 12:50, Abel Vesa wrote:
> > From: Rajendra Nayak <quic_rjendra@...cinc.com>
> > 
> > Add tsens and thermal zones nodes for x1e80100 SoC.
> > 
> > Signed-off-by: Rajendra Nayak <quic_rjendra@...cinc.com>
> > Signed-off-by: Abel Vesa <abel.vesa@...aro.org>
> > ---
> 
> [...]
> 
> > +		tsens0: thermal-sensor@...1000 {
> > +			compatible = "qcom,x1e80100-tsens", "qcom,tsens-v2";
> > +			reg = <0 0x0c271000 0 0x1000>,
> > +			      <0 0x0c222000 0 0x1000>;
> > +
> > +			interrupts = <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>,
> > +				     <GIC_SPI 641 IRQ_TYPE_LEVEL_HIGH>;
> 
> These are normally wired up through PDC so that the system can shut down
> even if CPUSS is off

The upper-lower one is wired through PDC, but the critical doesn't seem
it is.

> 
> [...]
> 
> > +		cpu0-0-top-thermal {
> > +			thermal-sensors = <&tsens0 1>;
> 
> Here you have passive trip points with no passive polling, this will
> only report threshold crossing events (so e.g. cpufreq throttling will
> be broken)
> 

Sure, will add with 250 value for all cpu per-core sensors.

> > +
> > +			trips {
> > +				trip-point0 {
> > +					temperature = <90000>;
> > +					hysteresis = <2000>;
> > +					type = "passive";
> > +				};
> > +
> > +				trip-point1 {
> > +					temperature = <95000>;
> > +					hysteresis = <2000>;
> > +					type = "passive";
> > +				};
> > +
> > +				cpu-critical {
> > +					temperature = <110000>;
> > +					hysteresis = <1000>;
> > +					type = "critical";
> > +				};
> > +			};
> > +		};
> > +
> 
> [...]
> 
> 
> > +
> > +		nsp1-thermal {
> > +			polling-delay-passive = <10>;
> 
> Here you have passive polling, but no passive trip point
> 

Will drop the passive polling delay..

> > +
> > +			thermal-sensors = <&tsens3 2>;
> > +
> > +			trips {
> > +				trip-point0 {
> > +					temperature = <90000>;
> > +					hysteresis = <2000>;
> > +					type = "hot";
> > +				};
> > +
> > +				nsp1-critical {
> > +					temperature = <125000>;
> > +					hysteresis = <0>;
> > +					type = "critical";
> > +				};
> > +			};
> > +		};
> 
> 
> The rest looks okayish
> 
> Konrad