[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20240621-topic-sm8650-upstream-fix-dispcc-v1-0-7b297dd9fcc1@linaro.org>
Date: Fri, 21 Jun 2024 16:01:13 +0200
From: Neil Armstrong <neil.armstrong@...aro.org>
To: Bjorn Andersson <andersson@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, Konrad Dybcio <konrad.dybcio@...aro.org>,
Taniya Das <quic_tdas@...cinc.com>
Cc: linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, Neil Armstrong <neil.armstrong@...aro.org>
Subject: [PATCH 0/5] clk: qcom: dispcc-sm8650: round of fixes
While trying to fix a crash when display is started late in the
boot process, I ran on multiple issues with the DISPCC clock
definitions that needed some fixups.
Signed-off-by: Neil Armstrong <neil.armstrong@...aro.org>
---
Neil Armstrong (5):
clk: qcom: dispcc-sm8650: Park RCG's clk source at XO during disable
clk: qcom: dispcc-sm8650: use correct clk ops for dptx1_aux_clk_src
clk: qcom: dispcc-sm8650: drop TCXO from table when using rcg2_shared_ops
clk: qcom: dispcc-sm8650: add missing CLK_SET_RATE_PARENT flag
clk: qcom: dispcc-sm8650: Update the GDSC wait_val fields and flags
drivers/clk/qcom/dispcc-sm8650.c | 32 +++++++++++++++++++-------------
1 file changed, 19 insertions(+), 13 deletions(-)
---
base-commit: b992b79ca8bc336fa8e2c80990b5af80ed8f36fd
change-id: 20240621-topic-sm8650-upstream-fix-dispcc-a1994038c003
Best regards,
--
Neil Armstrong <neil.armstrong@...aro.org>
Powered by blists - more mailing lists