lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date: Thu, 27 Jun 2024 17:50:56 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Kanak Shilledar <kanakshilledar@...il.com>
Cc: linux-riscv@...ts.infradead.org, kanakshilledar111@...tonmail.com,
 tglx@...utronix.de, robh@...nel.org, krzysztof.kozlowski+dt@...aro.org,
 conor+dt@...nel.org, paul.walmsley@...ive.com, palmer@...belt.com,
 aou@...s.berkeley.edu, samuel.holland@...ive.com,
 linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
 conor.dooley@...rochip.com
Subject: Re: [RESEND v4 0/2] dt-bindings: interrupt-controller: riscv,cpu-intc

Hello:

This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:

On Sat, 15 Jun 2024 07:45:02 +0530 you wrote:
> This series of patches converts the RISC-V CPU interrupt controller to
> the newer dt-schema binding.
> 
> Patch 1:
> This patch is currently at v4 as it has been previously rolled out.
> Contains the bindings for the interrupt controller.
> 
> [...]

Here is the summary with links:
  - [RESEND,v4,1/2] dt-bindings: interrupt-controller: riscv,cpu-intc: convert to dtschema
    https://git.kernel.org/riscv/c/9ff141042a62
  - [RESEND,v4,2/2] dt-bindings: riscv: cpus: add ref to interrupt-controller
    https://git.kernel.org/riscv/c/1f6e218859f1

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html



Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ