lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date: Fri, 28 Jun 2024 15:55:30 -0700
From: Sean Christopherson <seanjc@...gle.com>
To: Sean Christopherson <seanjc@...gle.com>, Paolo Bonzini <pbonzini@...hat.com>, 
	Dapeng Mi <dapeng1.mi@...ux.intel.com>
Cc: kvm@...r.kernel.org, linux-kernel@...r.kernel.org, 
	Jim Mattson <jmattson@...gle.com>, Mingwei Zhang <mizhang@...gle.com>, 
	Xiong Zhang <xiong.y.zhang@...el.com>, Zhenyu Wang <zhenyuw@...ux.intel.com>, 
	Like Xu <like.xu.linux@...il.com>, Jinrong Liang <cloudliang@...cent.com>, 
	Dapeng Mi <dapeng1.mi@...el.com>
Subject: Re: [Patch v2 1/2] KVM: x86/pmu: Introduce distinct macros for
 GP/fixed counter max number

On Thu, 27 Jun 2024 10:17:55 +0800, Dapeng Mi wrote:
> Refine the macros which define maximum General Purpose (GP) and fixed
> counter numbers.
> 
> Currently the macro KVM_INTEL_PMC_MAX_GENERIC is used to represent the
> maximum supported General Purpose (GP) counter number ambiguously across
> Intel and AMD platforms. This would cause issues if AMD begins to support
> more GP counters than Intel.
> 
> [...]

Applied 1 to kvm-x86 pmu, and 2 to selftests.  Thanks!

[1/2] KVM: x86/pmu: Introduce distinct macros for GP/fixed counter max number
      https://github.com/kvm-x86/linux/commit/f287bef6ddc2
[2/2] KVM: selftests: Print the seed for the guest pRNG iff it has changed
      https://github.com/kvm-x86/linux/commit/ea09ace3f8f3

--
https://github.com/kvm-x86/linux/tree/next

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ