[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <c99fbe258965cc5b762eed06c01c06255dc42ae6.camel@microchip.com>
Date: Mon, 1 Jul 2024 14:55:16 +0000
From: <Arun.Ramadoss@...rochip.com>
To: <andrew@...n.ch>, <olteanv@...il.com>, <davem@...emloft.net>,
<Woojung.Huh@...rochip.com>, <pabeni@...hat.com>, <o.rempel@...gutronix.de>,
<edumazet@...gle.com>, <f.fainelli@...il.com>, <kuba@...nel.org>
CC: <l.stach@...gutronix.de>, <kernel@...gutronix.de>,
<linux-kernel@...r.kernel.org>, <netdev@...r.kernel.org>,
<UNGLinuxDriver@...rochip.com>
Subject: Re: [PATCH net-next v2 1/3] net: dsa: microchip: lan9371/2: add
100BaseTX PHY support
On Mon, 2024-07-01 at 10:53 +0200, Oleksij Rempel wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you
> know the content is safe
>
> From: Lucas Stach <l.stach@...gutronix.de>
>
> On the LAN9371 and LAN9372, the 4th internal PHY is a 100BaseTX PHY
> instead of a 100BaseT1 PHY. The 100BaseTX PHYs have a different base
> register offset.
>
> Signed-off-by: Lucas Stach <l.stach@...gutronix.de>
> Signed-off-by: Oleksij Rempel <o.rempel@...gutronix.de>
Acked-by: Arun Ramadoss <arun.ramadoss@...rochip.com>
Powered by blists - more mailing lists