[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20240703-dwc-v1-1-9cbc93d49180@nxp.com>
Date: Wed, 03 Jul 2024 19:06:54 -0400
From: Frank Li <Frank.Li@....com>
To: Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Felipe Balbi <balbi@...nel.org>,
Thinh Nguyen <Thinh.Nguyen@...opsys.com>
Cc: linux-usb@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, imx@...ts.linux.dev,
Frank Li <Frank.Li@....com>, Ran Wang <ran.wang_1@....com>,
Jun Li <jun.li@....com>
Subject: [PATCH 1/2] dt-bindings: usb: Add chip-specific compatible string
'fsl,ls-dwc3'
From: Ran Wang <ran.wang_1@....com>
Some Layerscape paltforms (such as LS1088A, LS2088A, etc) require update HW
default cache type configuration to fix DWC3 init failure when applying
property dma-coherent.
The cache type configuration is actually native feature of DWC3, not
additional desgin (or glue layer) coming from SoC, so add compatible string
'fsl,ls-dwc3'.
Signed-off-by: Ran Wang <ran.wang_1@....com>
Reviewed-by: Jun Li <jun.li@....com>
Signed-off-by: Frank Li <Frank.Li@....com>
---
Documentation/devicetree/bindings/usb/snps,dwc3.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml
index 1cd0ca90127d9..02cb986d0fd32 100644
--- a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml
+++ b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml
@@ -32,6 +32,7 @@ properties:
compatible:
contains:
oneOf:
+ - const: fsl,ls-dwc3
- const: snps,dwc3
- const: synopsys,dwc3
deprecated: true
--
2.34.1
Powered by blists - more mailing lists