lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <4e7b019c-f685-4370-9f67-f45e0bcbc626@collabora.com>
Date: Thu, 4 Jul 2024 11:29:51 +0300
From: Cristian Ciocaltea <cristian.ciocaltea@...labora.com>
To: Vinod Koul <vkoul@...nel.org>, Kishon Vijay Abraham I
 <kishon@...nel.org>, Heiko Stuebner <heiko@...ech.de>,
 Algea Cao <algea.cao@...k-chips.com>, Rob Herring <robh@...nel.org>,
 Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>
Cc: kernel@...labora.com, linux-phy@...ts.infradead.org,
 linux-arm-kernel@...ts.infradead.org, linux-rockchip@...ts.infradead.org,
 linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
 Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Subject: Re: [PATCH v2 0/4] Add clock provider support to Rockchip RK3588 HDMI
 TX PHY

Hi Vinod,

Please let me know if there are any additional items required for this
series to be picked up.

Thanks,
Cristian

On 6/20/24 3:36 AM, Cristian Ciocaltea wrote:
> The HDMI PHY PLL can be used as an alternative clock source to RK3588
> SoC CRU. Since it provides more accurate clock rates, it can be used by
> VOP2 to improve display modes handling, such as supporting non-integer
> refresh rates.
> 
> The first two patches in the series provide a couple of fixes and
> improvements to the existing HDPTX PHY driver, while the next two add
> the necessary changes to support the clock provider functionality.
> 
> To: Vinod Koul <vkoul@...nel.org>
> To: Kishon Vijay Abraham I <kishon@...nel.org>
> To: Heiko Stuebner <heiko@...ech.de>
> To: Algea Cao <algea.cao@...k-chips.com>
> To: Rob Herring <robh@...nel.org>
> To: Krzysztof Kozlowski <krzk+dt@...nel.org>
> To: Conor Dooley <conor+dt@...nel.org>
> Cc: kernel@...labora.com
> Cc: linux-phy@...ts.infradead.org
> Cc: linux-arm-kernel@...ts.infradead.org
> Cc: linux-rockchip@...ts.infradead.org
> Cc: linux-kernel@...r.kernel.org
> Cc: devicetree@...r.kernel.org
> Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@...labora.com>
> 
> --- Changes in v2:
> - Collected Reviewed-by tag from Heiko on PATCH 1 & 2, and Acked-by from
>   Krzysztof on PATCH 3
> - Updated PATCH 4 to make use of a forced consumer put in
>   rk_hdptx_phy_power_on() and rk_hdptx_phy_clk_unprepare()
> - Link to v1: https://lore.kernel.org/r/20240618-rk3588-hdmiphy-clkprov-v1-0-80e4aa12177e@collabora.com
> 
> ---
> Cristian Ciocaltea (4):
>       phy: phy-rockchip-samsung-hdptx: Explicitly include pm_runtime.h
>       phy: phy-rockchip-samsung-hdptx: Enable runtime PM at PHY core level
>       dt-bindings: phy: rockchip,rk3588-hdptx-phy: Add #clock-cells
>       phy: phy-rockchip-samsung-hdptx: Add clock provider support
> 
>  .../bindings/phy/rockchip,rk3588-hdptx-phy.yaml    |   3 +
>  drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c  | 206 +++++++++++++++++----
>  2 files changed, 176 insertions(+), 33 deletions(-)
> ---
> base-commit: 6906a84c482f098d31486df8dc98cead21cce2d0
> change-id: 20240617-rk3588-hdmiphy-clkprov-f05f165ac029
> 
> _______________________________________________
> Kernel mailing list -- kernel@...lman.collabora.com
> To unsubscribe send an email to kernel-leave@...lman.collabora.com
> This list is managed by https://mailman.collabora.com

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ