[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20240711215846.834365-1-jesse@rivosinc.com>
Date: Thu, 11 Jul 2024 17:58:39 -0400
From: Jesse Taube <jesse@...osinc.com>
To: linux-riscv@...ts.infradead.org
Cc: Jonathan Corbet <corbet@....net>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Conor Dooley <conor@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Clément Léger <cleger@...osinc.com>,
Evan Green <evan@...osinc.com>,
Andrew Jones <ajones@...tanamicro.com>,
Jesse Taube <jesse@...osinc.com>,
Charlie Jenkins <charlie@...osinc.com>,
Xiao Wang <xiao.w.wang@...el.com>,
Andy Chiu <andy.chiu@...ive.com>,
Eric Biggers <ebiggers@...gle.com>,
Greentime Hu <greentime.hu@...ive.com>,
Björn Töpel <bjorn@...osinc.com>,
Heiko Stuebner <heiko@...ech.de>,
Costa Shulyupin <costa.shul@...hat.com>,
Andrew Morton <akpm@...ux-foundation.org>,
Baoquan He <bhe@...hat.com>,
Anup Patel <apatel@...tanamicro.com>,
Zong Li <zong.li@...ive.com>,
Sami Tolvanen <samitolvanen@...gle.com>,
Ben Dooks <ben.dooks@...ethink.co.uk>,
Alexandre Ghiti <alexghiti@...osinc.com>,
"Gustavo A. R. Silva" <gustavoars@...nel.org>,
Erick Archer <erick.archer@....com>,
Joel Granados <j.granados@...sung.com>,
linux-doc@...r.kernel.org,
linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org
Subject: [PATCH v4 0/7] RISC-V: Detect and report speed of unaligned vector accesses
Adds support for detecting and reporting the speed of unaligned vector
accesses on RISC-V CPUs. Adds vec_misaligned_speed key to the hwprobe
adds Zicclsm to cpufeature and fixes the check for scalar unaligned
emulated all CPUs. The vec_misaligned_speed key keeps the same format
as the scalar unaligned access speed key.
This set does not emulate unaligned vector accesses on CPUs that do not
support them. Only reports if userspace can run them and speed of
unaligned vector accesses if supported.
If Zicclsm is present, the kernel will set both scalar and vector unaligned access speed to FAST.
This patch requires the following patche to be applied first:
RISC-V: fix vector insn load/store width mask
https://lore.kernel.org/all/20240606182800.415831-1-jesse@rivosinc.com/
V1 -> V2:
- New patch: dt-bindings: riscv: Add Zicclsm ISA extension description.
- New patch: RISC-V: Check scalar unaligned access on all CPUs
- New patch: RISC-V: hwprobe: Document unaligned vector perf
V2 -> V3:
- New patch: RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED
- Split patch: RISC-V: Check scalar unaligned access on all CPUs
- New patch: RISC-V: Check Zicclsm to set unaligned access speed
V3 -> V4:
- Drop patch: RISC-V: Check Zicclsm to set unaligned access speed
Jesse Taube (7):
RISC-V: Add Zicclsm to cpufeature and hwprobe
dt-bindings: riscv: Add Zicclsm ISA extension description.
RISC-V: Check scalar unaligned access on all CPUs
RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED
RISC-V: Detect unaligned vector accesses supported
RISC-V: Report vector unaligned access speed hwprobe
RISC-V: hwprobe: Document unaligned vector perf key
Documentation/arch/riscv/hwprobe.rst | 21 +++
.../devicetree/bindings/riscv/extensions.yaml | 7 +
arch/riscv/Kconfig | 57 ++++++-
arch/riscv/include/asm/cpufeature.h | 7 +-
arch/riscv/include/asm/entry-common.h | 11 --
arch/riscv/include/asm/hwcap.h | 1 +
arch/riscv/include/asm/hwprobe.h | 2 +-
arch/riscv/include/asm/vector.h | 1 +
arch/riscv/include/uapi/asm/hwprobe.h | 6 +
arch/riscv/kernel/Makefile | 3 +-
arch/riscv/kernel/copy-unaligned.h | 5 +
arch/riscv/kernel/cpufeature.c | 1 +
arch/riscv/kernel/fpu.S | 4 +-
arch/riscv/kernel/sys_hwprobe.c | 42 +++++
arch/riscv/kernel/traps_misaligned.c | 134 ++++++++++++++--
arch/riscv/kernel/unaligned_access_speed.c | 148 +++++++++++++++++-
arch/riscv/kernel/vec-copy-unaligned.S | 58 +++++++
arch/riscv/kernel/vector.c | 2 +-
18 files changed, 472 insertions(+), 38 deletions(-)
create mode 100644 arch/riscv/kernel/vec-copy-unaligned.S
--
2.45.2
Powered by blists - more mailing lists