| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <c6e9f1d7-b262-41ff-87cb-6087004b6fdc@tuxon.dev> Date: Sun, 14 Jul 2024 16:38:52 +0300 From: claudiu beznea <claudiu.beznea@...on.dev> To: Varshini Rajendran <varshini.rajendran@...rochip.com>, mturquette@...libre.com, sboyd@...nel.org, robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org, nicolas.ferre@...rochip.com, alexandre.belloni@...tlin.com, linux-clk@...r.kernel.org, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org Subject: Re: [PATCH v5 12/27] dt-bindings: clock: at91: Allow PLLs to be exported and referenced in DT On 03.07.2024 13:27, Varshini Rajendran wrote: > Allow PLLADIV2 and LVDSPLL to be referenced as a PMC_TYPE_CORE > clock from phandle in DT for sam9x7 SoC family. > > Signed-off-by: Varshini Rajendran <varshini.rajendran@...rochip.com> > Acked-by: Rob Herring <robh@...nel.org> Reviewed-by: Claudiu Beznea <claudiu.beznea@...on.dev> > --- > Changes in v5: > - Updated Acked-by tag. > --- > include/dt-bindings/clock/at91.h | 4 ++++ > 1 file changed, 4 insertions(+) > > diff --git a/include/dt-bindings/clock/at91.h b/include/dt-bindings/clock/at91.h > index 3e3972a814c1..6ede88c3992d 100644 > --- a/include/dt-bindings/clock/at91.h > +++ b/include/dt-bindings/clock/at91.h > @@ -38,6 +38,10 @@ > #define PMC_CPU (PMC_MAIN + 9) > #define PMC_MCK1 (PMC_MAIN + 10) > > +/* SAM9X7 */ > +#define PMC_PLLADIV2 (PMC_MAIN + 11) > +#define PMC_LVDSPLL (PMC_MAIN + 12) > + > #ifndef AT91_PMC_MOSCS > #define AT91_PMC_MOSCS 0 /* MOSCS Flag */ > #define AT91_PMC_LOCKA 1 /* PLLA Lock */
Powered by blists - more mailing lists