[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <85b781d6-c3b0-49d8-8839-33d606724d02@arm.com>
Date: Mon, 22 Jul 2024 14:07:24 +0530
From: Anshuman Khandual <anshuman.khandual@....com>
To: Zenghui Yu <yuzenghui@...wei.com>,
Raghavendra Rao Ananta <rananta@...gle.com>
Cc: Oliver Upton <oliver.upton@...ux.dev>, Marc Zyngier <maz@...nel.org>,
Catalin Marinas <catalin.marinas@....com>, Will Deacon <will@...nel.org>,
Mark Brown <broonie@...nel.org>, linux-arm-kernel@...ts.infradead.org,
kvmarm@...ts.linux.dev, linux-kernel@...r.kernel.org, kvm@...r.kernel.org
Subject: Re: [PATCH] arm64/sysreg: Correct the values for GICv4.1
On 7/21/24 14:59, Zenghui Yu wrote:
> On 2024/7/19 5:55, Raghavendra Rao Ananta wrote:
>> Currently, sysreg has value as 0b0010 for the presence of GICv4.1 in
>> ID_PFR1_EL1 and ID_AA64PFR0_EL1, instead of 0b0011 as per ARM ARM.
>> Hence, correct them to reflect ARM ARM.
>>
>> Signed-off-by: Raghavendra Rao Ananta <rananta@...gle.com>
>> ---
>> arch/arm64/tools/sysreg | 4 ++--
>> 1 file changed, 2 insertions(+), 2 deletions(-)
>>
>> diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg
>> index a4c1dd4741a47..7ceaa1e0b4bc2 100644
>> --- a/arch/arm64/tools/sysreg
>> +++ b/arch/arm64/tools/sysreg
>> @@ -149,7 +149,7 @@ Res0 63:32
>> UnsignedEnum 31:28 GIC
>> 0b0000 NI
>> 0b0001 GICv3
>> - 0b0010 GICv4p1
>> + 0b0011 GICv4p1
>> EndEnum
>> UnsignedEnum 27:24 Virt_frac
>> 0b0000 NI
>> @@ -903,7 +903,7 @@ EndEnum
>> UnsignedEnum 27:24 GIC
>> 0b0000 NI
>> 0b0001 IMP
>> - 0b0010 V4P1
>> + 0b0011 V4P1
>> EndEnum
>> SignedEnum 23:20 AdvSIMD
>> 0b0000 IMP
>
> Fortunately there is no user for this bit inside kernel. We had checked
> against the correct hard-coded value (0x3) in gic_cpuif_has_vsgi().
which probably helped this problem to be left unnoticed till now :) but I
guess it would be better to use ID_AA64PFR0_EL1_GIC_V4P1 there instead.
>
> Reviewed-by: Zenghui Yu <yuzenghui@...wei.com>
>
Powered by blists - more mailing lists