[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20240723125302.1305372-1-hugo@hugovil.com>
Date: Tue, 23 Jul 2024 08:52:59 -0400
From: Hugo Villeneuve <hugo@...ovil.com>
To: gregkh@...uxfoundation.org,
jirislaby@...nel.org,
hvilleneuve@...onoff.com,
jringle@...dpoint.com
Cc: linux-kernel@...r.kernel.org,
linux-serial@...r.kernel.org,
hugo@...ovil.com
Subject: [PATCH 0/2] serial: sc16is7xx: fix registers accesses and Tx FIFO corruption
From: Hugo Villeneuve <hvilleneuve@...onoff.com>
Hello,
this patch series fixes enhanced/special register set accesses and Tx
FIFO corruption.
I have tested the changes on a custom board with two SC16IS752 DUART over
a SPI interface using a Variscite IMX8MN NANO SOM. The four UARTs are
configured in RS-485 mode.
Thank you.
Hugo Villeneuve (2):
serial: sc16is7xx: fix TX fifo corruption
serial: sc16is7xx: fix invalid FIFO access with special register set
drivers/tty/serial/sc16is7xx.c | 25 +++++++++++++++----------
1 file changed, 15 insertions(+), 10 deletions(-)
base-commit: 933069701c1b507825b514317d4edd5d3fd9d417
--
2.39.2
Powered by blists - more mailing lists