[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <3e82687a-0183-42f3-b32c-6d99dbd4fe49@arm.com>
Date: Thu, 25 Jul 2024 11:36:56 +0100
From: Ryan Roberts <ryan.roberts@....com>
To: Anshuman Khandual <anshuman.khandual@....com>,
linux-arm-kernel@...ts.infradead.org
Cc: Catalin Marinas <catalin.marinas@....com>, Will Deacon <will@...nel.org>,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] arm64/mm: Avoid direct referencing page table enties in
map_range()
On 25/07/2024 10:10, Anshuman Khandual wrote:
> Like else where in arm64 platform, use WRITE_ONCE() in map_range() while
> creating page table entries. This avoids referencing page table entries
> directly.
I could be wrong, but I don't think this code is ever operating on live
pgtables? So there is never a potential to race with the HW walker and therefore
no need to guarrantee copy atomicity? As long as the correct barriers are placed
at the point where you load the pgdir into the TTBRx there should be no problem?
If my assertion is correct, I don't think there is any need for this change.
Thanks,
Ryan
>
> Cc: Catalin Marinas <catalin.marinas@....com>
> Cc: Will Deacon <will@...nel.org>
> Cc: Ryan Roberts <ryan.roberts@....com>
> Cc: linux-arm-kernel@...ts.infradead.org
> Cc: linux-kernel@...r.kernel.org
> Signed-off-by: Anshuman Khandual <anshuman.khandual@....com>
> ---
> arch/arm64/kernel/pi/map_range.c | 6 +++---
> 1 file changed, 3 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm64/kernel/pi/map_range.c b/arch/arm64/kernel/pi/map_range.c
> index 5410b2cac590..b93b70cdfb62 100644
> --- a/arch/arm64/kernel/pi/map_range.c
> +++ b/arch/arm64/kernel/pi/map_range.c
> @@ -56,8 +56,8 @@ void __init map_range(u64 *pte, u64 start, u64 end, u64 pa, pgprot_t prot,
> * table mapping if necessary and recurse.
> */
> if (pte_none(*tbl)) {
> - *tbl = __pte(__phys_to_pte_val(*pte) |
> - PMD_TYPE_TABLE | PMD_TABLE_UXN);
> + WRITE_ONCE(*tbl, __pte(__phys_to_pte_val(*pte) |
> + PMD_TYPE_TABLE | PMD_TABLE_UXN));
> *pte += PTRS_PER_PTE * sizeof(pte_t);
> }
> map_range(pte, start, next, pa, prot, level + 1,
> @@ -79,7 +79,7 @@ void __init map_range(u64 *pte, u64 start, u64 end, u64 pa, pgprot_t prot,
> protval &= ~PTE_CONT;
>
> /* Put down a block or page mapping */
> - *tbl = __pte(__phys_to_pte_val(pa) | protval);
> + WRITE_ONCE(*tbl, __pte(__phys_to_pte_val(pa) | protval));
> }
> pa += next - start;
> start = next;
Powered by blists - more mailing lists