linux-kernel - Re: [PATCH 1/2] dt-bindings: net: motorcomm: Add chip mode cfg

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <830d0003-ac0b-427d-a793-8e42091c4ff2@lunn.ch>
Date: Sat, 27 Jul 2024 13:07:10 +0200
From: Andrew Lunn <andrew@...n.ch>
To: Krzysztof Kozlowski <krzk@...nel.org>
Cc: "Frank.Sae" <Frank.Sae@...or-comm.com>, hkallweit1@...il.com,
	davem@...emloft.net, edumazet@...gle.com, kuba@...nel.org,
	pabeni@...hat.com, robh@...nel.org, krzk+dt@...nel.org,
	conor+dt@...nel.org, linux@...linux.org.uk, netdev@...r.kernel.org,
	devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
	yuanlai.cui@...or-comm.com, hua.sun@...or-comm.com,
	xiaoyong.li@...or-comm.com, suting.hu@...or-comm.com,
	jie.han@...or-comm.com
Subject: Re: [PATCH 1/2] dt-bindings: net: motorcomm: Add chip mode cfg

On Sat, Jul 27, 2024 at 11:25:25AM +0200, Krzysztof Kozlowski wrote:
> On 27/07/2024 11:20, Frank.Sae wrote:
> >  The motorcomm phy (yt8821) supports the ability to
> >  config the chip mode of serdes.
> >  The yt8821 serdes could be set to AUTO_BX2500_SGMII or
> >  FORCE_BX2500.
> >  In AUTO_BX2500_SGMII mode, SerDes
> >  speed is determined by UTP, if UTP link up
> >  at 2.5GBASE-T, SerDes will work as
> >  2500BASE-X, if UTP link up at
> >  1000BASE-T/100BASE-Tx/10BASE-T, SerDes will work
> >  as SGMII.
> >  In FORCE_BX2500, SerDes always works
> >  as 2500BASE-X.

When the SERDES is forced to 2500BaseX, does it perform rate
adaptation? e.g. does it insert pause frames to slow down the MAC?

Maybe look at air_en8811h.c.

      Andrew