[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d766e2e8-9f3f-af3a-bb5e-633b11bce941@quicinc.com>
Date: Tue, 30 Jul 2024 10:16:00 -0700
From: Trilok Soni <quic_tsoni@...cinc.com>
To: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>,
Konrad Dybcio
<konradybcio@...il.com>
CC: Rob Clark <robdclark@...il.com>, Konrad Dybcio <konradybcio@...nel.org>,
Bjorn Andersson <andersson@...nel.org>, Will Deacon <will@...nel.org>,
Robin
Murphy <robin.murphy@....com>, Joerg Roedel <joro@...tes.org>,
Marijn Suijten
<marijn.suijten@...ainline.org>,
<iommu@...ts.linux.dev>, <linux-arm-msm@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org>,
Konrad Dybcio <konrad.dybcio@...aro.org>,
Sumit Semwal <sumit.semwal@...aro.org>
Subject: Re: [PATCH] iommu/arm-smmu-qcom: Work around SDM845 Adreno SMMU w/
16K pages
On 7/30/2024 1:50 AM, Dmitry Baryshkov wrote:
>>>>>> SDM845's Adreno SMMU is unique in that it actually advertizes support
>>>>>> for 16K (and 32M) pages, which doesn't hold for newer SoCs.
> My question is about forbidding 16k pages for sdm845 only or for other
> chips too. I'd assume that it shouldn't also work for other smmu-v2
> platforms.
Yes, my understanding was that SMMUv2 based IPs doesn't have 16k support
and it is only starting from SMMUv3.
--
---Trilok Soni
Powered by blists - more mailing lists