linux-kernel - [PATCH v3 2/2] clk: clk-conf: support assigned-clock-rates-u64

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <20240730-clk-u64-v3-2-4d2b19edaa6e@nxp.com>
Date: Tue, 30 Jul 2024 16:57:55 +0800
From: "Peng Fan (OSS)" <peng.fan@....nxp.com>
To: Rob Herring <robh@...nel.org>, Saravana Kannan <saravanak@...gle.com>, 
 Michael Turquette <mturquette@...libre.com>, 
 Stephen Boyd <sboyd@...nel.org>, Luca Ceresoli <luca.ceresoli@...tlin.com>
Cc: devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, 
 linux-clk@...r.kernel.org, Peng Fan <peng.fan@....com>
Subject: [PATCH v3 2/2] clk: clk-conf: support assigned-clock-rates-u64

From: Peng Fan <peng.fan@....com>

i.MX95 System Management Control Firmware(SCMI) manages the clock
function, it exposes PLL VCO which could support up to 5GHz rate that
exceeds UINT32_MAX. So add assigned-clock-rates-u64 support
to set rate that exceeds UINT32_MAX.

Signed-off-by: Peng Fan <peng.fan@....com>
---
 drivers/clk/clk-conf.c | 42 +++++++++++++++++++++++++++++++++++++-----
 1 file changed, 37 insertions(+), 5 deletions(-)

diff --git a/drivers/clk/clk-conf.c b/drivers/clk/clk-conf.c
index 058420562020..684e0c0738b3 100644
--- a/drivers/clk/clk-conf.c
+++ b/drivers/clk/clk-conf.c
@@ -81,11 +81,44 @@ static int __set_clk_parents(struct device_node *node, bool clk_supplier)
 static int __set_clk_rates(struct device_node *node, bool clk_supplier)
 {
 	struct of_phandle_args clkspec;
-	int rc, index = 0;
+	int rc, count, index;
 	struct clk *clk;
-	u32 rate;
+	u32 *rates __free(kfree);
+	bool rate_64 = false;
+
+	count = of_property_count_u64_elems(node, "assigned-clock-rates-u64");
+	if (count <= 0) {
+		count = of_property_count_u32_elems(node, "assigned-clock-rates");
+		if (count <= 0)
+			return 0;
+
+		rates = kcalloc(count, sizeof(u32), GFP_KERNEL);
+		if (!rates)
+			return -ENOMEM;
+		rc = of_property_read_variable_u32_array(node,
+							 "assigned-clock-rates",
+							 rates,
+							 1, count);
+	} else {
+		rates = kcalloc(count, sizeof(u64), GFP_KERNEL);
+		if (!rates)
+			return -ENOMEM;
+		rc = of_property_read_variable_u64_array(node,
+							 "assigned-clock-rates-u64",
+							 (u64 *)rates,
+							 1, count);
+		rate_64 = true;
+	}
+
+
+	for (index = 0; index < count; index++) {
+		unsigned long rate;
+
+		if (rate_64)
+			rate = ((u64 *)rates)[index];
+		else
+			rate = rates[index];
 
-	of_property_for_each_u32(node, "assigned-clock-rates", rate) {
 		if (rate) {
 			rc = of_parse_phandle_with_args(node, "assigned-clocks",
 					"#clock-cells",	index, &clkspec);
@@ -112,12 +145,11 @@ static int __set_clk_rates(struct device_node *node, bool clk_supplier)
 
 			rc = clk_set_rate(clk, rate);
 			if (rc < 0)
-				pr_err("clk: couldn't set %s clk rate to %u (%d), current rate: %lu\n",
+				pr_err("clk: couldn't set %s clk rate to %lu (%d), current rate: %lu\n",
 				       __clk_get_name(clk), rate, rc,
 				       clk_get_rate(clk));
 			clk_put(clk);
 		}
-		index++;
 	}
 	return 0;
 }

-- 
2.37.1