[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20240731143946.3478057-4-matthew.gerlach@linux.intel.com>
Date: Wed, 31 Jul 2024 09:39:42 -0500
From: matthew.gerlach@...ux.intel.com
To: lpieralisi@...nel.org,
kw@...ux.com,
robh@...nel.org,
bhelgaas@...gle.com,
krzk+dt@...nel.org,
conor+dt@...nel.org,
dinguyen@...nel.org,
joyce.ooi@...el.com,
linux-pci@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Cc: Matthew Gerlach <matthew.gerlach@...ux.intel.com>
Subject: [PATCH 3/7] dt-bindings: PCI: altera: Add binding for Agilex
From: Matthew Gerlach <matthew.gerlach@...ux.intel.com>
Add the compatible bindings for the three variants of Agilex
PCIe Hard IP.
Signed-off-by: Matthew Gerlach <matthew.gerlach@...ux.intel.com>
---
.../devicetree/bindings/pci/altr,pcie-root-port.yaml | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/Documentation/devicetree/bindings/pci/altr,pcie-root-port.yaml b/Documentation/devicetree/bindings/pci/altr,pcie-root-port.yaml
index 52533fccc134..ca9691ec87d2 100644
--- a/Documentation/devicetree/bindings/pci/altr,pcie-root-port.yaml
+++ b/Documentation/devicetree/bindings/pci/altr,pcie-root-port.yaml
@@ -12,9 +12,18 @@ maintainers:
properties:
compatible:
+ description: altr,pcie-root-port-1.0 is used for the Cyclone5
+ family of chips. The Stratix10 family of chips is supported
+ by altr,pcie-root-port-2.0. The Agilex family of chips has
+ three variants of PCIe Hard IP referred to as the f-tile, p-tile,
+ and r-tile.
+
enum:
- altr,pcie-root-port-1.0
- altr,pcie-root-port-2.0
+ - altr,pcie-root-port-3.0-f-tile
+ - altr,pcie-root-port-3.0-p-tile
+ - altr,pcie-root-port-3.0-r-tile
reg:
items:
--
2.34.1
Powered by blists - more mailing lists