lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87mslx67dm.ffs@tglx>
Date: Wed, 31 Jul 2024 15:03:33 +0200
From: Thomas Gleixner <tglx@...utronix.de>
To: Peter Zijlstra <peterz@...radead.org>, Guenter Roeck <linux@...ck-us.net>
Cc: Jens Axboe <axboe@...nel.dk>, Linus Torvalds
 <torvalds@...ux-foundation.org>, Andy Lutomirski <luto@...nel.org>, Ingo
 Molnar <mingo@...hat.com>, Peter Anvin <hpa@...or.com>, Linux Kernel
 Mailing List <linux-kernel@...r.kernel.org>, the arch/x86 maintainers
 <x86@...nel.org>
Subject: Re: Linux 6.11-rc1

On Wed, Jul 31 2024 at 14:20, Peter Zijlstra wrote:
> On Tue, Jul 30, 2024 at 01:24:34PM -0700, Guenter Roeck wrote:
>> An interesting bit of information: The problem is seen with many,
>> but not all CPUs. For example, I don't see it with athlon, n270, Dhyana,
>> or EPYC. qemu32 is affected, but qemu64 is fine. But on the other side
>> both kvm32 and kvm64 are affected.
>
> pti=off makes it go away, could be those CPU models don't have meltdown
> and as such don't enable PTI.

The AMD ones don't have meltdown and neither does n270 which is an
in-order atom.

Thanks,

        tglx

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ