linux-kernel - Re: [PATCH 2/2] arm64: dts: ti: k3-j7200-som-p0: Update mux-controller node name

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <69db3dff-1a69-4308-be0d-6aaa5ab708bc@ti.com>
Date: Thu, 1 Aug 2024 18:27:19 -0500
From: Judith Mendez <jm@...com>
To: Bhavya Kapoor <b-kapoor@...com>, <linux-kernel@...r.kernel.org>,
        <devicetree@...r.kernel.org>
CC: <linux-arm-kernel@...ts.infradead.org>, <conor+dt@...nel.org>,
        <krzk+dt@...nel.org>, <robh@...nel.org>, <kristo@...nel.org>,
        <vigneshr@...com>, <nm@...com>
Subject: Re: [PATCH 2/2] arm64: dts: ti: k3-j7200-som-p0: Update
 mux-controller node name

On 7/29/24 1:34 AM, Bhavya Kapoor wrote:
> There are 2 mux-controller nodes in J7200 which are responsible for
> transferring can signals to the can phy but same node names for both
> the mux-controllers led to errors while setting up both mux-controllers
> for can phys simultaneously.
> Thus, update node names for these mux-controller.
> 
> Fixes: da23e8d1124b ("arm64: dts: ti: k3-j7200-som-p0: Add support for CAN instance 0 in main domain")
> Signed-off-by: Bhavya Kapoor <b-kapoor@...com>

Reviewed-by: Judith Mendez <jm@...com>

> ---
>   arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi | 4 ++--
>   1 file changed, 2 insertions(+), 2 deletions(-)
> 
> diff --git a/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi
> index 21fe194a5766..89b68325e4e2 100644
> --- a/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi
> @@ -84,13 +84,13 @@ rtos_ipc_memory_region: ipc-memories@...00000 {
>   		};
>   	};
>   
> -	mux0: mux-controller {
> +	mux0: mux-controller-0 {
>   		compatible = "gpio-mux";
>   		#mux-state-cells = <1>;
>   		mux-gpios = <&exp_som 1 GPIO_ACTIVE_HIGH>;
>   	};
>   
> -	mux1: mux-controller {
> +	mux1: mux-controller-1 {
>   		compatible = "gpio-mux";
>   		#mux-state-cells = <1>;
>   		mux-gpios = <&exp_som 2 GPIO_ACTIVE_HIGH>;