[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <172248238602.319692.716272921962900816.b4-ty@kernel.org>
Date: Wed, 31 Jul 2024 22:19:41 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Neil Armstrong <neil.armstrong@...aro.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>,
Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
Cc: linux-arm-msm@...r.kernel.org,
linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org
Subject: Re: (subset) [PATCH v2 0/7] clk: qcom: merge SM8550 and SM8650 display clock controller drivers
On Wed, 17 Jul 2024 13:04:27 +0300, Dmitry Baryshkov wrote:
> The SM8550 and SM8650 platforms have nearly the same dispcc block and
> very similar drivers. Seeing fixes being applied to one of them, but not
> another one, merge two drivers into a single codepiece.
>
> Depends:
> - https://lore.kernel.org/linux-arm-msm/20240716-topic-sm8650-upstream-fix-dispcc-v3-0-5bfd56c899da@linaro.org
> (patches 1/3 and 3/3 only)
>
> [...]
Applied, thanks!
[1/7] clk: qcom: dispcc-sm8550: fix several supposed typos
commit: 7b6a4b907297b28727933493b9e0c95494504634
[2/7] clk: qcom: dispcc-sm8550: use rcg2_ops for mdss_dptx1_aux_clk_src
commit: cb4c00698f2f27d99a69adcce659370ca286cf2a
[3/7] clk: qcom: dispcc-sm8550: make struct clk_init_data const
commit: eb64ccacd0cd9343926424f63fec76e73eb815a7
[4/7] clk: qcom: dispcc-sm8650: Update the GDSC flags
commit: 7de10ddbdb9d03651cff5fbdc8cf01837c698526
[5/7] clk: qcom: dispcc-sm8550: use rcg2_shared_ops for ESC RCGs
commit: c8bee3ff6c9220092b646ff929f9c832c1adab6d
[6/7] clk: qcom: fold dispcc-sm8650 info dispcc-sm8550
commit: 802b83205519e4253b873bef5c095b147cd69dad
Best regards,
--
Bjorn Andersson <andersson@...nel.org>
Powered by blists - more mailing lists