[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20240805173816.3722002-1-jesse@rivosinc.com>
Date: Mon, 5 Aug 2024 13:38:15 -0400
From: Jesse Taube <jesse@...osinc.com>
To: linux-riscv@...ts.infradead.org
Cc: Jonathan Corbet <corbet@....net>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Conor Dooley <conor@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Clément Léger <cleger@...osinc.com>,
Evan Green <evan@...osinc.com>,
Andrew Jones <ajones@...tanamicro.com>,
Jesse Taube <jesse@...osinc.com>,
Charlie Jenkins <charlie@...osinc.com>,
Xiao Wang <xiao.w.wang@...el.com>,
Andy Chiu <andy.chiu@...ive.com>,
Eric Biggers <ebiggers@...gle.com>,
Greentime Hu <greentime.hu@...ive.com>,
Björn Töpel <bjorn@...osinc.com>,
Heiko Stuebner <heiko@...ech.de>,
Costa Shulyupin <costa.shul@...hat.com>,
Andrew Morton <akpm@...ux-foundation.org>,
Baoquan He <bhe@...hat.com>,
Anup Patel <apatel@...tanamicro.com>,
Zong Li <zong.li@...ive.com>,
Sami Tolvanen <samitolvanen@...gle.com>,
Ben Dooks <ben.dooks@...ethink.co.uk>,
Alexandre Ghiti <alexghiti@...osinc.com>,
"Gustavo A. R. Silva" <gustavoars@...nel.org>,
Erick Archer <erick.archer@....com>,
Joel Granados <j.granados@...sung.com>,
linux-doc@...r.kernel.org,
linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org
Subject: [PATCH 1/1] RISC-V: Add parameter to unaligned access speed
Add a kernel parameter to the unaligned access speed. This allows
skiping of the speed tests for unaligned accesses, which often is very
slow.
Signed-off-by: Jesse Taube <jesse@...osinc.com>
---
arch/riscv/kernel/unaligned_access_speed.c | 81 ++++++++++++++++++++++
1 file changed, 81 insertions(+)
diff --git a/arch/riscv/kernel/unaligned_access_speed.c b/arch/riscv/kernel/unaligned_access_speed.c
index 1548eb10ae4f..02f7a92a5fa0 100644
--- a/arch/riscv/kernel/unaligned_access_speed.c
+++ b/arch/riscv/kernel/unaligned_access_speed.c
@@ -400,13 +400,94 @@ static int vec_check_unaligned_access_speed_all_cpus(void *unused __always_unuse
}
#endif
+static DEFINE_PER_CPU(long, unaligned_scalar_speed_param) = RISCV_HWPROBE_MISALIGNED_UNKNOWN;
+
+static int __init set_unaligned_scalar_speed_param(char *str)
+{
+ cpumask_var_t mask;
+ int ret, cpu;
+ long speed = RISCV_HWPROBE_MISALIGNED_UNKNOWN;
+
+ if (!strncmp(str, "fast,", 5)) {
+ str += 5;
+ speed = RISCV_HWPROBE_MISALIGNED_FAST;
+ }
+
+ if (!strncmp(str, "slow,", 5)) {
+ str += 5;
+ speed = RISCV_HWPROBE_MISALIGNED_SLOW;
+ }
+ if (speed == RISCV_HWPROBE_MISALIGNED_UNKNOWN) {
+ pr_warn("Invalid unaligned access speed parameter\n");
+ return 1;
+ }
+
+ if (!zalloc_cpumask_var(&mask, GFP_KERNEL))
+ return -ENOMEM;
+
+ ret = cpulist_parse(str, mask);
+
+ for_each_cpu(cpu, mask)
+ if (per_cpu(unaligned_scalar_speed_param, cpu) == RISCV_HWPROBE_MISALIGNED_UNKNOWN)
+ per_cpu(unaligned_scalar_speed_param, cpu) = speed;
+
+ free_cpumask_var(mask);
+ return ret == 0;
+}
+__setup("unaligned_scalar_speed=", set_unaligned_scalar_speed_param);
+
+static DEFINE_PER_CPU(long, unaligned_vector_speed_param) = RISCV_HWPROBE_VECTOR_MISALIGNED_UNKNOWN;
+
+static int __init set_unaligned_vector_speed_param(char *str)
+{
+ cpumask_var_t mask;
+ int ret, cpu;
+ long speed = RISCV_HWPROBE_VECTOR_MISALIGNED_UNKNOWN;
+
+ if (!strncmp(str, "fast,", 5)) {
+ str += 5;
+ speed = RISCV_HWPROBE_VECTOR_MISALIGNED_FAST;
+ }
+
+ if (!strncmp(str, "slow,", 5)) {
+ str += 5;
+ speed = RISCV_HWPROBE_VECTOR_MISALIGNED_SLOW;
+ }
+ if (speed == RISCV_HWPROBE_VECTOR_MISALIGNED_UNKNOWN) {
+ pr_warn("Invalid unaligned access speed parameter\n");
+ return 1;
+ }
+
+ if (!zalloc_cpumask_var(&mask, GFP_KERNEL))
+ return -ENOMEM;
+
+ ret = cpulist_parse(str, mask);
+
+ for_each_cpu(cpu, mask)
+ if (per_cpu(unaligned_vector_speed_param, cpu) == RISCV_HWPROBE_VECTOR_MISALIGNED_UNKNOWN)
+ per_cpu(unaligned_vector_speed_param, cpu) = speed;
+
+ free_cpumask_var(mask);
+ return ret == 0;
+}
+__setup("unaligned_vector_speed=", set_unaligned_vector_speed_param);
+
static int check_unaligned_access_all_cpus(void)
{
+ int cpu;
bool all_cpus_emulated, all_cpus_vec_unsupported;
all_cpus_emulated = check_unaligned_access_emulated_all_cpus();
all_cpus_vec_unsupported = check_vector_unaligned_access_emulated_all_cpus();
+ for_each_online_cpu(cpu) {
+ if (per_cpu(misaligned_access_speed, cpu) == RISCV_HWPROBE_MISALIGNED_UNKNOWN)
+ per_cpu(misaligned_access_speed, cpu) = per_cpu(unaligned_scalar_speed_param, cpu);
+
+ if (per_cpu(vector_misaligned_access, cpu) == RISCV_HWPROBE_VECTOR_MISALIGNED_UNKNOWN)
+ per_cpu(vector_misaligned_access, cpu) = per_cpu(unaligned_vector_speed_param, cpu);
+ }
+
pr_info("\e[31m%s vector unaligned access\e[0m\n",
all_cpus_vec_unsupported ? "All CPUs do not support" : "At least one cpu supports");
if (!all_cpus_vec_unsupported &&
--
2.45.2
Powered by blists - more mailing lists