linux-kernel - Re: [PATCH] PCI: Add PCI_EXT_CAP_ID_PL

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <20240808023217.25673-1-412574090@163.com>
Date: Thu,  8 Aug 2024 10:32:17 +0800
From: 412574090@....com
To: ilpo.jarvinen@...ux.intel.com
Cc: bhelgaas@...gle.com,
	linux-kernel@...r.kernel.org,
	linux-pci@...r.kernel.org,
	xiongxin@...inos.cn
Subject: Re: [PATCH] PCI: Add PCI_EXT_CAP_ID_PL_64GT define

> On Tue, 6 Aug 2024, 412574090@....com wrote:
>
> > From: weiyufeng <weiyufeng@...inos.cn>
> 
> > PCIe r6.0, sec 7.7.7.1, defines a new 64.0 GT/s PCIe Extended Capability
> > ID,Add the define for PCI_EXT_CAP_ID_PL_64GT for drivers that will want
> > this whilst doing Gen6 accesses.
> > 
> > Signed-off-by: weiyufeng <weiyufeng@...inos.cn>
> > ---
> >  include/uapi/linux/pci_regs.h | 1 +
> >  1 file changed, 1 insertion(+)
> > 
> > diff --git a/include/uapi/linux/pci_regs.h b/include/uapi/linux/pci_regs.h
> > index 94c00996e633..cc875534dae1 100644
> > --- a/include/uapi/linux/pci_regs.h
> > +++ b/include/uapi/linux/pci_regs.h
> > @@ -741,6 +741,7 @@
> >  #define PCI_EXT_CAP_ID_DLF	0x25	/* Data Link Feature */
> >  #define PCI_EXT_CAP_ID_PL_16GT	0x26	/* Physical Layer 16.0 GT/s */
> >  #define PCI_EXT_CAP_ID_PL_32GT  0x2A    /* Physical Layer 32.0 GT/s */
> > +#define PCI_EXT_CAP_ID_PL_64GT  0x31    /* Physical Layer 64.0 GT/s */
> >  #define PCI_EXT_CAP_ID_DOE	0x2E	/* Data Object Exchange */

> These should be in numerical order.
In PCIe r6.0, PCI_EXT_CAP_ID_PL_64GT value is 0x31.

> >  #define PCI_EXT_CAP_ID_MAX	PCI_EXT_CAP_ID_DOE

> This was not adapted??
PCIe r6.0, sec 7.7.7.1 have this definition。
--
Thanks,

weiyufeng