[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <30f3ca9f6bd788e16767b36aa22c0e9dc4d1c6a4.1723472153.git.jan.kiszka@siemens.com>
Date: Mon, 12 Aug 2024 16:15:51 +0200
From: Jan Kiszka <jan.kiszka@...mens.com>
To: Minda Chen <minda.chen@...rfivetech.com>,
Vinod Koul <vkoul@...nel.org>,
Kishon Vijay Abraham I <kishon@...nel.org>
Cc: linux-phy@...ts.infradead.org,
devicetree@...r.kernel.org,
linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org,
Dan Carpenter <dan.carpenter@...aro.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>
Subject: [PATCH v2 1/3] dt-bindings: phy: jh7110-usb-phy: Add sys-syscon property
From: Jan Kiszka <jan.kiszka@...mens.com>
Analogously to the PCI PHY, access to sys_syscon is needed to connect
the USB PHY to its controller.
Signed-off-by: Jan Kiszka <jan.kiszka@...mens.com>
Reviewed-by: Rob Herring (Arm) <robh@...nel.org>
---
CC: Rob Herring <robh@...nel.org>
CC: Krzysztof Kozlowski <krzk+dt@...nel.org>
CC: Conor Dooley <conor+dt@...nel.org>
---
.../bindings/phy/starfive,jh7110-usb-phy.yaml | 11 +++++++++++
1 file changed, 11 insertions(+)
diff --git a/Documentation/devicetree/bindings/phy/starfive,jh7110-usb-phy.yaml b/Documentation/devicetree/bindings/phy/starfive,jh7110-usb-phy.yaml
index 269e9f9f12b6..eaf0050c6f17 100644
--- a/Documentation/devicetree/bindings/phy/starfive,jh7110-usb-phy.yaml
+++ b/Documentation/devicetree/bindings/phy/starfive,jh7110-usb-phy.yaml
@@ -19,6 +19,16 @@ properties:
"#phy-cells":
const: 0
+ starfive,sys-syscon:
+ $ref: /schemas/types.yaml#/definitions/phandle-array
+ items:
+ - items:
+ - description: phandle to System Register Controller sys_syscon node.
+ - description: PHY connect offset of SYS_SYSCONSAIF__SYSCFG register for USB PHY.
+ description:
+ The phandle to System Register Controller syscon node and the PHY connect offset
+ of SYS_SYSCONSAIF__SYSCFG register. Connect PHY to USB controller.
+
clocks:
items:
- description: PHY 125m
@@ -47,4 +57,5 @@ examples:
<&stgcrg 6>;
clock-names = "125m", "app_125m";
#phy-cells = <0>;
+ starfive,sys-syscon = <&sys_syscon 0x18>;
};
--
2.43.0
Powered by blists - more mailing lists