[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <2024081339-duchess-demeanor-171a@gregkh>
Date: Tue, 13 Aug 2024 07:14:04 +0200
From: Greg KH <gregkh@...uxfoundation.org>
To: levymitchell0@...il.com
Cc: Thomas Gleixner <tglx@...utronix.de>, Ingo Molnar <mingo@...hat.com>,
Borislav Petkov <bp@...en8.de>,
Dave Hansen <dave.hansen@...ux.intel.com>, x86@...nel.org,
"H. Peter Anvin" <hpa@...or.com>,
Kan Liang <kan.liang@...ux.intel.com>,
"Peter Zijlstra (Intel)" <peterz@...radead.org>,
stable@...r.kernel.org, Borislav Petkov <bp@...e.de>,
linux-kernel@...r.kernel.org, Dave Hansen <dave.hansen@...el.com>
Subject: Re: [PATCH v3] x86/fpu: Avoid writing LBR bit to IA32_XSS unless
supported
On Mon, Aug 12, 2024 at 01:44:12PM -0700, Mitchell Levy via B4 Relay wrote:
> Fixes: f0dccc9da4c0 ("x86/fpu/xstate: Support dynamic supervisor feature for LBR")
> Cc: stable@...r.kernel.org
>
> Suggested-by: Thomas Gleixner <tglx@...utronix.de>
>
> Signed-off-by: Mitchell Levy <levymitchell0@...il.com>
Please remove the blank lines here.
thanks,
greg k-h
Powered by blists - more mailing lists