| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1723534943-28499-1-git-send-email-hongxing.zhu@nxp.com> Date: Tue, 13 Aug 2024 15:42:19 +0800 From: Richard Zhu <hongxing.zhu@....com> To: robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org, shawnguo@...nel.org, l.stach@...gutronix.de Cc: hongxing.zhu@....com, devicetree@...r.kernel.org, linux-pci@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, kernel@...gutronix.de, imx@...ts.linux.dev Subject: [PATCH v5 0/4] Add dbi2 and atu for i.MX8M PCIe EP v5 changes: - Correct subject prefix. v4 changes: - Add Frank's reviewed tag, and re-format the commit message. v3 changes: - Refine the commit descriptions. v2 changes: Thanks for Conor's comments. - Place the new added properties at the end. Ideally, dbi2 and atu base addresses should be fetched from DT. Add dbi2 and atu base addresses for i.MX8M PCIe EP here. [PATCH v5 1/4] dt-bindings: imx6q-pcie: Add reg-name "dbi2" and "atu" [PATCH v5 2/4] arm64: dts: imx8mq: Add dbi2 and atu reg for i.MX8MQ [PATCH v5 3/4] arm64: dts: imx8mp: Add dbi2 and atu reg for i.MX8MP [PATCH v5 4/4] arm64: dts: imx8mm: Add dbi2 and atu reg for i.MX8MM Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml | 13 +++++++++---- arch/arm64/boot/dts/freescale/imx8mm.dtsi | 8 +++++--- arch/arm64/boot/dts/freescale/imx8mp.dtsi | 7 +++++-- arch/arm64/boot/dts/freescale/imx8mq.dtsi | 8 +++++--- 4 files changed, 24 insertions(+), 12 deletions(-)
Powered by blists - more mailing lists