lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <172375444828.1011236.17266535337835210110.b4-ty@kernel.org>
Date: Thu, 15 Aug 2024 15:40:34 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: mturquette@...libre.com,
	sboyd@...nel.org,
	linux-arm-msm@...r.kernel.org,
	linux-clk@...r.kernel.org,
	linux-kernel@...r.kernel.org,
	Amandeep Singh <quic_amansing@...cinc.com>
Cc: quic_devipriy@...cinc.com
Subject: Re: [PATCH] clk: qcom: ipq9574: Update the alpha PLL type for GPLLs


On Tue, 06 Aug 2024 11:41:05 +0530, Amandeep Singh wrote:
> Update PLL offsets to DEFAULT_EVO to configure MDIO to 800MHz.
> 
> The incorrect clock frequency leads to an incorrect MDIO clock. This,
> in turn, affects the MDIO hardware configurations as the divider is
> calculated from the MDIO clock frequency. If the clock frequency is
> not as expected, the MDIO register fails due to the generation of an
> incorrect MDIO frequency.
> 
> [...]

Applied, thanks!

[1/1] clk: qcom: ipq9574: Update the alpha PLL type for GPLLs
      commit: 6357efe3abead68048729adf11a9363881657939

Best regards,
-- 
Bjorn Andersson <andersson@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ