linux-kernel - Re: [PATCH v4 0/7] riscv: sophgo: Add pinctrl support for CV1800 series SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CACRpkdZ5zAgQyo9y_nO8M0Z6b8zqbkg5H_3ceEJN6z6mHL4TOQ@mail.gmail.com>
Date: Mon, 26 Aug 2024 11:16:04 +0200
From: Linus Walleij <linus.walleij@...aro.org>
To: Inochi Amaoto <inochiama@...look.com>
Cc: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, 
	Conor Dooley <conor+dt@...nel.org>, Chen Wang <unicorn_wang@...look.com>, 
	Paul Walmsley <paul.walmsley@...ive.com>, Palmer Dabbelt <palmer@...belt.com>, 
	Albert Ou <aou@...s.berkeley.edu>, Jisheng Zhang <jszhang@...nel.org>, Guo Ren <guoren@...nel.org>, 
	Drew Fustini <dfustini@...libre.com>, Haylen Chu <heylenay@...look.com>, linux-gpio@...r.kernel.org, 
	devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, 
	linux-riscv@...ts.infradead.org
Subject: Re: [PATCH v4 0/7] riscv: sophgo: Add pinctrl support for CV1800
 series SoC

On Sat, Aug 24, 2024 at 1:26 PM Inochi Amaoto <inochiama@...look.com> wrote:
> On Fri, Aug 23, 2024 at 05:44:17PM GMT, Linus Walleij wrote:
> > On Fri, Aug 2, 2024 at 2:34 AM Inochi Amaoto <inochiama@...look.com> wrote:
> >
> > > Add basic pinctrl driver for Sophgo CV1800 series SoCs.
> > > This patch series aims to replace the previous patch from Jisheng [1].
> > > Since the pinctrl of cv1800 has nested mux and its pin definination
> > > is discrete, it is not suitable to use "pinctrl-single" to cover the
> > > pinctrl device.
> > >
> > > This patch require another patch [2] that provides standard attribute
> > > "input-schmitt-microvolt"
> > >
> > > Note: As current documentation is not enough to guess the pin
> > > configuration of Huashan Pi, only the pinctrl node is added.
> > >
> > > [1] https://lore.kernel.org/linux-riscv/20231113005702.2467-1-jszhang@kernel.org/
> > > [2] https://lore.kernel.org/all/IA1PR20MB495346246245074234D337A6BBAC2@IA1PR20MB4953.namprd20.prod.outlook.com/
> > >
> > > Changed from v3:
> > > 1. binding: drop unnecessary type
> > > 2. binding: use right ref for pin node.
> > > 3. binding: remove mixed spaces and tabs.
> >
> > This v4 looks good to me and has necessary ACKs.
> >
> > It contains device tree patches which I am icky to merge but
> > I can merge the rest and give you an immutable branch in the
> > pinctrl tree that the ARM SoC maintainers can pull in to
> > merge the device trees, does this work for you?
> >
> > Yours,
> > Linus Walleij
>
> Hi, Linus
>
> It is OK for me, Thanks for taking it.

OK! The pinctrl base patches are merged to this immutable branch:
https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl.git/log/?h=ib-sophgo-pinctrl

The SoC tree can pull this in to get the binding files.

I have then merged this into the main pinctrl "devel" branch.

Yours,
Linus Walleij