[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <200d30d0-783f-4ca9-8bad-60499b65a33d@gmail.com>
Date: Mon, 2 Sep 2024 17:56:00 +0200
From: Matthias Brugger <matthias.bgg@...il.com>
To: Rohit Agarwal <rohiagar@...omium.org>, chunkuang.hu@...nel.org,
p.zabel@...gutronix.de, airlied@...il.com, daniel@...ll.ch,
maarten.lankhorst@...ux.intel.com, mripard@...nel.org, tzimmermann@...e.de,
robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
angelogioacchino.delregno@...labora.com, ck.hu@...iatek.com,
jitao.shi@...iatek.com
Cc: dri-devel@...ts.freedesktop.org, linux-mediatek@...ts.infradead.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v4 3/3] arm64: dts: mediatek: mt8186: Add svs node
On 30/08/2024 10:45, Rohit Agarwal wrote:
> Add clock/irq/efuse setting in svs nodes for mt8186 SoC.
>
> Signed-off-by: Rohit Agarwal <rohiagar@...omium.org>
Applied, thanks
> ---
> arch/arm64/boot/dts/mediatek/mt8186.dtsi | 16 ++++++++++++++++
> 1 file changed, 16 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt8186.dtsi b/arch/arm64/boot/dts/mediatek/mt8186.dtsi
> index 85b77ec033c1..3bd023cdcac0 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8186.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8186.dtsi
> @@ -1372,6 +1372,18 @@ lvts: thermal-sensor@...0b000 {
> #thermal-sensor-cells = <1>;
> };
>
> + svs: svs@...0bc00 {
> + compatible = "mediatek,mt8186-svs";
> + reg = <0 0x1100bc00 0 0x400>;
> + interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH 0>;
> + clocks = <&infracfg_ao CLK_INFRA_AO_THERM>;
> + clock-names = "main";
> + nvmem-cells = <&svs_calibration>, <&lvts_efuse_data1>;
> + nvmem-cell-names = "svs-calibration-data", "t-calibration-data";
> + resets = <&infracfg_ao MT8186_INFRA_PTP_CTRL_RST>;
> + reset-names = "svs_rst";
> + };
> +
> pwm0: pwm@...0e000 {
> compatible = "mediatek,mt8186-disp-pwm", "mediatek,mt8183-disp-pwm";
> reg = <0 0x1100e000 0 0x1000>;
> @@ -1695,6 +1707,10 @@ lvts_efuse_data2: lvts2-calib@2f8 {
> reg = <0x2f8 0x14>;
> };
>
> + svs_calibration: calib@550 {
> + reg = <0x550 0x50>;
> + };
> +
> gpu_speedbin: gpu-speedbin@59c {
> reg = <0x59c 0x4>;
> bits = <0 3>;
Powered by blists - more mailing lists