[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1732bde7-aa72-4861-aa0a-414d55f68107@quicinc.com>
Date: Wed, 4 Sep 2024 16:50:58 -0700
From: Nikunj Kela <quic_nkela@...cinc.com>
CC: <andersson@...nel.org>, <konradybcio@...nel.org>, <robh@...nel.org>,
<krzk+dt@...nel.org>, <conor+dt@...nel.org>, <rafael@...nel.org>,
<viresh.kumar@...aro.org>, <herbert@...dor.apana.org.au>,
<davem@...emloft.net>, <sudeep.holla@....com>, <andi.shyti@...nel.org>,
<tglx@...utronix.de>, <will@...nel.org>, <robin.murphy@....com>,
<joro@...tes.org>, <jassisinghbrar@...il.com>, <lee@...nel.org>,
<linus.walleij@...aro.org>, <amitk@...nel.org>,
<thara.gopinath@...il.com>, <broonie@...nel.org>,
<cristian.marussi@....com>, <rui.zhang@...el.com>,
<lukasz.luba@....com>, <wim@...ux-watchdog.org>, <linux@...ck-us.net>,
<linux-arm-msm@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <linux-pm@...r.kernel.org>,
<linux-crypto@...r.kernel.org>, <arm-scmi@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>, <linux-i2c@...r.kernel.org>,
<iommu@...ts.linux.dev>, <linux-gpio@...r.kernel.org>,
<linux-serial@...r.kernel.org>, <linux-spi@...r.kernel.org>,
<linux-watchdog@...r.kernel.org>, <kernel@...cinc.com>,
<quic_psodagud@...cinc.com>
Subject: Re: [PATCH v2 00/21] arm64: qcom: Introduce SA8255p Ride platform
Hi All,
I have decided to split this series into multiple smaller ones as follows:
- Patches 1/21 - 11/21, 13/21 - 14/21, 19/21: will split them to each
subsystem specific patch sets.
- Patches 15/21 - 18/21: will come in separate series along with QUPs
driver changes.
- Patches 20/21 - 21/21: will come in separate series after above two
sets are accepted.
Thanks,
-Nikunj
On 9/3/2024 3:02 PM, Nikunj Kela wrote:
> This series enables the support for SA8255p Qualcomm SoC and Ride
> platform. This platform uses SCMI power, reset, performance, sensor
> protocols for resources(e.g. clocks, regulator, interconnect, phy etc.)
> management. SA8255p is a virtual platforms that uses Qualcomm smc/hvc
> transport driver.
>
> Multiple virtual SCMI instances are being used to achieve the parallelism.
> SCMI platform stack runs in SMP enabled VM hence allows platform to service
> multiple resource requests in parallel. Each device is assigned its own
> dedicated SCMI channel and Tx/Rx doorbells.
>
> Resource operations are grouped together to achieve better abstraction
> and to reduce the number of requests being sent to SCMI platform(server)
> thus improving boot time KPIs. This design approach was presented during
> LinaroConnect 2024 conference[1].
>
> Architecture:
> ------------
> +--------------------+
> | Shared Memory |
> | |
> | +----------------+ | +----------------------------------+
> +----------------------------+ +-+-> ufs-shmem <-+---+ | Linux VM |
> | Firmware VM | | | +----------------+ | | | +----------+ +----------+ |
> | | | | | | | | UFS | | PCIe | |
> | +---------+ f +----------+ | | | | | | | Driver | | Driver | |
> | |Drivers <---+ SCMI | | e | | | | | | +--+----^--+ +----------+ |
> | | (clks, | g | Server +-+---------------------+ | | | | | | |
> | | vreg, +---> | | h | | | b|k | a| l| |
> | | gpio, | +--^-----+-+ | | | | | | | |
> | | phy, | | | | | | | | | +---v----+----+ +----------+ |
> | | etc.) | | | | | | +------------+--+ UFS SCMI | | PCIe SCMI| |
> | +---------+ | | | | | | | INSTANCE | | INSTANCE | |
> | | | | | +---------------+ | | +-^-----+-----+ +----------+ |
> | | | | | | pcie-shmem | | | | | |
> +------------------+-----+---+ | +---------------+ | +----+-----+-----------------------+
> | | | | | |
> | | +--------------------+ | |
> d|IRQ i|HVC j|IRQ c|HVC
> | | | |
> | | | |
> +-----------------------+-----v----------------------------------------------------------------------+-----v------------------------------+
> | |
> | |
> | |
> | HYPERVISOR |
> | |
> | |
> +-----------------------------------------------------------------------------------------------------------------------------------------+
>
> +--------+ +--------+ +----------+ +-----------+
> | CLOCK | | PHY | | UFS | | PCIe |
> +--------+ +--------+ +----------+ +-----------+
>
>
> This series is based on next-20240903.
>
> [1]: https://resources.linaro.org/en/resource/wfnfEwBhRjLV1PEAJoDDte
>
> ---
> Changes in v2:
> - Patch 1/21 - 11/21
> - Added Reviewed-by tag
>
> - Patch 12/21
> - Already applied in the maintainers tree
>
> - Patch 13/21
> - Modified subject line
> - Fixed schema to include fallback
>
> - Patch 14/21
> - Added constraints
>
> - Patch 15/21
> - Modified schema to remove useless text
>
> - Patch 16/21
> - Modified schema formatting
> - Amended schema definition as advised
>
> - Patch 17/21
> - Moved allOf block after required
> - Fixed formatting
> - Modified schema to remove useless text
>
> - Patch 18/21
> - Fixed clock property changes
>
> - Patch 19/21
> - Fixed scmi nodename pattern
>
> - Patch 20/21
> - Modified subject line and description
> - Added EPPI macro
>
> - Patch 21/21
> - Removed scmichannels label and alias
> - Modified scmi node name to conform to schema
> - Moved status property to be the last one in scmi instances
> - Changed to lower case for cpu labels
> - Added fallback compatible for tlmm node
>
> Nikunj Kela (21):
> dt-bindings: arm: qcom: add the SoC ID for SA8255P
> soc: qcom: socinfo: add support for SA8255P
> dt-bindings: arm: qcom: add SA8255p Ride board
> dt-bindings: firmware: qcom,scm: document support for SA8255p
> dt-bindings: mailbox: qcom-ipcc: document the support for SA8255p
> dt-bindings: watchdog: qcom-wdt: document support on SA8255p
> dt-bindings: crypto: qcom,prng: document support for SA8255p
> dt-bindings: interrupt-controller: qcom-pdc: document support for
> SA8255p
> dt-bindings: soc: qcom: aoss-qmp: document support for SA8255p
> dt-bindings: arm-smmu: document the support on SA8255p
> dt-bindings: mfd: qcom,tcsr: document support for SA8255p
> dt-bindings: thermal: tsens: document support on SA8255p
> dt-bindings: pinctrl: Add SA8255p TLMM
> dt-bindings: cpufreq: qcom-hw: document support for SA8255p
> dt-bindings: i2c: document support for SA8255p
> dt-bindings: spi: document support for SA8255p
> dt-bindings: serial: document support for SA8255p
> dt-bindings: qcom: geni-se: document support for SA8255P
> dt-bindings: firmware: arm,scmi: allow multiple virtual instances
> dt-bindings: arm: GIC: add ESPI and EPPI specifiers
> arm64: dts: qcom: Add reduced functional DT for SA8255p Ride platform
>
> .../devicetree/bindings/arm/qcom.yaml | 6 +
> .../bindings/cpufreq/cpufreq-qcom-hw.yaml | 16 +
> .../devicetree/bindings/crypto/qcom,prng.yaml | 1 +
> .../bindings/firmware/arm,scmi.yaml | 2 +-
> .../bindings/firmware/qcom,scm.yaml | 2 +
> .../bindings/i2c/qcom,i2c-geni-qcom.yaml | 33 +-
> .../interrupt-controller/qcom,pdc.yaml | 1 +
> .../devicetree/bindings/iommu/arm,smmu.yaml | 3 +
> .../bindings/mailbox/qcom-ipcc.yaml | 1 +
> .../devicetree/bindings/mfd/qcom,tcsr.yaml | 1 +
> .../bindings/pinctrl/qcom,sa8775p-tlmm.yaml | 8 +-
> .../serial/qcom,serial-geni-qcom.yaml | 53 +-
> .../bindings/soc/qcom/qcom,aoss-qmp.yaml | 1 +
> .../bindings/soc/qcom/qcom,geni-se.yaml | 45 +-
> .../bindings/spi/qcom,spi-geni-qcom.yaml | 60 +-
> .../bindings/thermal/qcom-tsens.yaml | 1 +
> .../bindings/watchdog/qcom-wdt.yaml | 1 +
> arch/arm64/boot/dts/qcom/Makefile | 1 +
> arch/arm64/boot/dts/qcom/sa8255p-pmics.dtsi | 80 +
> arch/arm64/boot/dts/qcom/sa8255p-ride.dts | 148 +
> arch/arm64/boot/dts/qcom/sa8255p-scmi.dtsi | 2312 ++++++++++++++++
> arch/arm64/boot/dts/qcom/sa8255p.dtsi | 2405 +++++++++++++++++
> drivers/soc/qcom/socinfo.c | 1 +
> include/dt-bindings/arm/qcom,ids.h | 1 +
> .../interrupt-controller/arm-gic.h | 2 +
> 25 files changed, 5169 insertions(+), 16 deletions(-)
> create mode 100644 arch/arm64/boot/dts/qcom/sa8255p-pmics.dtsi
> create mode 100644 arch/arm64/boot/dts/qcom/sa8255p-ride.dts
> create mode 100644 arch/arm64/boot/dts/qcom/sa8255p-scmi.dtsi
> create mode 100644 arch/arm64/boot/dts/qcom/sa8255p.dtsi
>
>
> base-commit: 6804f0edbe7747774e6ae60f20cec4ee3ad7c187
Powered by blists - more mailing lists