lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <172667557462.1691676.860545750561739288.robh@kernel.org>
Date: Wed, 18 Sep 2024 11:06:15 -0500
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Xianwei Zhao <xianwei.zhao@...ogic.com>
Cc: Stephen Boyd <sboyd@...nel.org>, devicetree@...r.kernel.org,
	linux-arm-kernel@...ts.infradead.org,
	Neil Armstrong <neil.armstrong@...aro.org>,
	Kevin Hilman <khilman@...libre.com>,
	Chuan Liu <chuan.liu@...ogic.com>,
	linux-amlogic@...ts.infradead.org,
	Michael Turquette <mturquette@...libre.com>,
	Conor Dooley <conor+dt@...nel.org>, linux-clk@...r.kernel.org,
	Jerome Brunet <jbrunet@...libre.com>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Martin Blumenstingl <martin.blumenstingl@...glemail.com>,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/5] dt-bindings: clock: add Amlogic A5 PLL clock
 controller


On Sat, 14 Sep 2024 13:25:23 +0800, Xianwei Zhao wrote:
> From: Chuan Liu <chuan.liu@...ogic.com>
> 
> Add the PLL clock controller dt-bindings for Amlogic A5 SoC family.
> 
> Signed-off-by: Chuan Liu <chuan.liu@...ogic.com>
> Signed-off-by: Xianwei Zhao <xianwei.zhao@...ogic.com>
> ---
>  .../bindings/clock/amlogic,a5-pll-clkc.yaml        | 62 ++++++++++++++++++++++
>  include/dt-bindings/clock/amlogic,a5-pll-clkc.h    | 24 +++++++++
>  2 files changed, 86 insertions(+)
> 

Reviewed-by: Rob Herring (Arm) <robh@...nel.org>


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ