linux-kernel - Re: [PATCH v2] gpio: add support for FTDI's MPSSE as GPIO

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <ZvGOPRhvn1GhdLy2@freedom.csh.rit.edu>
Date: Mon, 23 Sep 2024 11:50:21 -0400
From: Mary Strodl <mstrodl@...edom.csh.rit.edu>
To: Linus Walleij <linus.walleij@...aro.org>
Cc: Mary Strodl <mstrodl@....rit.edu>, linux-kernel@...r.kernel.org,
	brgl@...ev.pl, linux-gpio@...r.kernel.org
Subject: Re: [PATCH v2] gpio: add support for FTDI's MPSSE as GPIO

On Mon, Sep 23, 2024 at 12:44:15AM +0200, Linus Walleij wrote:
> Maybe you want to provide the gpio.names array for this
> device?
> 
> It makes it easier to use the lines from userspace if they
> have meaningful names, it looks like those may be printed
> on the board on the Sealevel device.

There are a bunch of devices using this chip in very different ways,
so I didn't want to tie it too closely to this specific device.
Also this device kinda doesn't have a good way to label the pins.
Part of the issue is that sealevel hasn't given us a schematic of how
the chip is connected, I've had to figure stuff out by trial and error... :S

> Yours,
> Linus Walleij

Thanks for reviewing! I'll have a new patch out soon with the feedback
from your previous email addressed :)