[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <c315bfe0-88ba-4b1b-b57d-c51e4448a870@kernel.org>
Date: Wed, 25 Sep 2024 16:22:51 +0200
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Shivnandan Kumar <quic_kshivnan@...cinc.com>,
Sibi Sankar <quic_sibis@...cinc.com>, Jassi Brar <jassisinghbrar@...il.com>,
Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, cros-qcom-dts-watchers@...omium.org,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>
Cc: linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org,
Ramakrishna Gottimukkula <quic_rgottimu@...cinc.com>
Subject: Re: [PATCH 3/3] arm64: dts: qcom: sc7280: Add cpucp mbox node
On 24/09/2024 07:09, Shivnandan Kumar wrote:
> Add the CPUCP mailbox node required for communication with CPUCP.
>
> Signed-off-by: Shivnandan Kumar <quic_kshivnan@...cinc.com>
> ---
> arch/arm64/boot/dts/qcom/sc7280.dtsi | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi
> index 3d8410683402..4b9b26a75c62 100644
> --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
> @@ -4009,6 +4009,14 @@ gem_noc: interconnect@...0000 {
> qcom,bcm-voters = <&apps_bcm_voter>;
> };
>
> + cpucp_mbox: mailbox@...30000 {
Are you sure you placed it in correct location (the order is by unit
address, see DTS coding style).
> + compatible = "qcom,sc7280-cpucp-mbox";
> + reg = <0 0x18590000 0 0x2000>,
> + <0 0x17C00000 0 0x10>;
Lowercase hex... we just fixed it everywhere and you introduce again
same issues.
Best regards,
Krzysztof
Powered by blists - more mailing lists