| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20240930095449.1813195-19-pierre-henry.moussay@microchip.com>
Date: Mon, 30 Sep 2024 10:54:47 +0100
From: <pierre-henry.moussay@...rochip.com>
To: <Linux4Microchip@...rochip.com>, Thomas Gleixner <tglx@...utronix.de>,
"Rob Herring" <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
"Conor Dooley" <conor+dt@...nel.org>, Paul Walmsley
<paul.walmsley@...ive.com>, Samuel Holland <samuel.holland@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>
CC: Pierre-Henry Moussay <pierre-henry.moussay@...rochip.com>,
<linux-kernel@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-riscv@...ts.infradead.org>
Subject: [linux][PATCH v2 18/20] dt-bindings: interrupt-controller: sifive,plic: Add PIC64GX compatibility
From: Pierre-Henry Moussay <pierre-henry.moussay@...rochip.com>
As mention in sifive,plic-1.0.0.yaml, a specific compatible should be used
for PIC64GX, so here it is.
Signed-off-by: Pierre-Henry Moussay <pierre-henry.moussay@...rochip.com>
---
.../bindings/interrupt-controller/sifive,plic-1.0.0.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
index 709b2211276b..44668318a8e6 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
+++ b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
@@ -58,6 +58,7 @@ properties:
- items:
- enum:
- canaan,k210-plic
+ - microchip,pic64gx-plic
- sifive,fu540-c000-plic
- starfive,jh7100-plic
- starfive,jh7110-plic
--
2.30.2
Powered by blists - more mailing lists