| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20241001024356.1096072-40-anshuman.khandual@arm.com> Date: Tue, 1 Oct 2024 08:13:48 +0530 From: Anshuman Khandual <anshuman.khandual@....com> To: linux-kernel@...r.kernel.org, kvmarm@...ts.linux.dev, linux-arm-kernel@...ts.infradead.org, maz@...nel.org Cc: Anshuman Khandual <anshuman.khandual@....com>, Oliver Upton <oliver.upton@...ux.dev>, James Morse <james.morse@....com>, Suzuki K Poulose <suzuki.poulose@....com>, Catalin Marinas <catalin.marinas@....com>, Will Deacon <will@...nel.org>, Mark Brown <broonie@...nel.org> Subject: [PATCH 39/47] arm64/sysreg: Add register fields for SPMCGCR0_EL1 This adds register fields for SPMCGCR0_EL1 as per the definitions based on DDI0601 2024-06. Cc: Catalin Marinas <catalin.marinas@....com> Cc: Will Deacon <will@...nel.org> Cc: Mark Brown <broonie@...nel.org> Cc: linux-arm-kernel@...ts.infradead.org Cc: linux-kernel@...r.kernel.org Signed-off-by: Anshuman Khandual <anshuman.khandual@....com> --- arch/arm64/tools/sysreg | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg index 020fda4fbd9b..50397a1a5799 100644 --- a/arch/arm64/tools/sysreg +++ b/arch/arm64/tools/sysreg @@ -114,6 +114,21 @@ Res0 63:1 Field 0 OSLK EndSysreg +SysregFields SPMCGCRx_EL1 +Field 63:56 N7 +Field 55:48 N6 +Field 47:40 N5 +Field 39:32 N4 +Field 31:24 N3 +Field 23:16 N2 +Field 15:8 N1 +Field 7:0 N0 +EndSysregFields + +Sysreg SPMCGCR0_EL1 2 0 9 13 0 +Fields SPMCGCRx_EL1 +EndSysreg + Sysreg SPMACCESSR_EL1 2 0 9 13 3 Field 63:62 P31 Field 61:60 P30 -- 2.25.1
Powered by blists - more mailing lists