[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241001113210.3fcab87d@xps-13>
Date: Tue, 1 Oct 2024 11:32:10 +0200
From: Miquel Raynal <miquel.raynal@...tlin.com>
To: Martin Kurbanov <mmkurbanov@...utedevices.com>
Cc: Richard Weinberger <richard@....at>, Vignesh Raghavendra
<vigneshr@...com>, Mika Westerberg <mika.westerberg@...ux.intel.com>,
Michael Walle <michael@...le.cc>, "Mark Brown" <broonie@...nel.org>,
Chia-Lin Kao <acelan.kao@...onical.com>, "Md Sadre Alam"
<quic_mdalam@...cinc.com>, Ezra Buehler <ezra.buehler@...qvarnagroup.com>,
Sridharan S N <quic_sridsn@...cinc.com>, Frieder Schrempf
<frieder.schrempf@...tron.de>, Alexey Romanov
<avromanov@...utedevices.com>, <linux-kernel@...r.kernel.org>,
<linux-mtd@...ts.infradead.org>, <kernel@...utedevices.com>
Subject: Re: [PATCH v2 5/5] mtd: spinand: esmt: OTP access for
F50{L,D}1G41LB
Hi Martin,
mmkurbanov@...utedevices.com wrote on Tue, 27 Aug 2024 20:49:03 +0300:
> Support for OTP area access on ESMT F50L1G41LB and F50D1G41LB chips.
>
> Signed-off-by: Martin Kurbanov <mmkurbanov@...utedevices.com>
All my comments in 4/5 apply here as well.
Thanks,
Miquèl
Powered by blists - more mailing lists