lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <172788381812.1442.14556273855604118914.tip-bot2@tip-bot2>
Date: Wed, 02 Oct 2024 15:43:38 -0000
From: "tip-bot2 for Hari Prasath" <tip-bot2@...utronix.de>
To: linux-tip-commits@...r.kernel.org
Cc: Hari Prasath <Hari.PrasathGE@...rochip.com>,
 Varshini Rajendran <varshini.rajendran@...rochip.com>,
 Thomas Gleixner <tglx@...utronix.de>,
 Nicolas Ferre <nicolas.ferre@...rochip.com>, x86@...nel.org,
 linux-kernel@...r.kernel.org, maz@...nel.org
Subject: [tip: irq/core] irqchip/atmel-aic5: Add support for sam9x7 aic

The following commit has been merged into the irq/core branch of tip:

Commit-ID:     e408b0131644b0b3e7ab880aad905ca0c8ca8ad0
Gitweb:        https://git.kernel.org/tip/e408b0131644b0b3e7ab880aad905ca0c8ca8ad0
Author:        Hari Prasath <Hari.PrasathGE@...rochip.com>
AuthorDate:    Tue, 03 Sep 2024 12:12:52 +05:30
Committer:     Thomas Gleixner <tglx@...utronix.de>
CommitterDate: Wed, 02 Oct 2024 15:36:47 +02:00

irqchip/atmel-aic5: Add support for sam9x7 aic

Add support for the Advanced interrupt controller(AIC) chip in the sam9x7.

Signed-off-by: Hari Prasath <Hari.PrasathGE@...rochip.com>
Signed-off-by: Varshini Rajendran <varshini.rajendran@...rochip.com>
Signed-off-by: Thomas Gleixner <tglx@...utronix.de>
Acked-by: Nicolas Ferre <nicolas.ferre@...rochip.com>
Link: https://lore.kernel.org/all/20240903064252.49530-1-varshini.rajendran@microchip.com

---
 drivers/irqchip/irq-atmel-aic5.c |  9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/drivers/irqchip/irq-atmel-aic5.c b/drivers/irqchip/irq-atmel-aic5.c
index c0f55dc..e98c287 100644
--- a/drivers/irqchip/irq-atmel-aic5.c
+++ b/drivers/irqchip/irq-atmel-aic5.c
@@ -319,6 +319,7 @@ static const struct of_device_id aic5_irq_fixups[] __initconst = {
 	{ .compatible = "atmel,sama5d3", .data = sama5d3_aic_irq_fixup },
 	{ .compatible = "atmel,sama5d4", .data = sama5d3_aic_irq_fixup },
 	{ .compatible = "microchip,sam9x60", .data = sam9x60_aic_irq_fixup },
+	{ .compatible = "microchip,sam9x7", .data = sam9x60_aic_irq_fixup },
 	{ /* sentinel */ },
 };
 
@@ -405,3 +406,11 @@ static int __init sam9x60_aic5_of_init(struct device_node *node,
 	return aic5_of_init(node, parent, NR_SAM9X60_IRQS);
 }
 IRQCHIP_DECLARE(sam9x60_aic5, "microchip,sam9x60-aic", sam9x60_aic5_of_init);
+
+#define NR_SAM9X7_IRQS		70
+
+static int __init sam9x7_aic5_of_init(struct device_node *node, struct device_node *parent)
+{
+	return aic5_of_init(node, parent, NR_SAM9X7_IRQS);
+}
+IRQCHIP_DECLARE(sam9x7_aic5, "microchip,sam9x7-aic", sam9x7_aic5_of_init);

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ