lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <172958857153.72613.8539161640798181554.b4-ty@collabora.com>
Date: Tue, 22 Oct 2024 11:16:11 +0200
From: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
To: Matthias Brugger <matthias.bgg@...il.com>, 
 Fei Shao <fshao@...omium.org>
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, 
 linux-kernel@...r.kernel.org, linux-mediatek@...ts.infradead.org
Subject: Re: [PATCH] arm64: dts: mediatek: mt8188: Fix USB3 PHY port
 default status

On Mon, 21 Oct 2024 16:10:47 +0800, Fei Shao wrote:
> The T-PHY controller at 0x11e40000 controls two underlying USB2 and USB3
> PHY ports. The USB3 port works normally just like the others, so there's
> no point in disabling it separately. Otherwise, board DTs would have to
> enable both the T-PHY controller and one of its sub-nodes in particular,
> which is slightly redundant and confusing.
> 
> Remove the status line in the u3port1 node, so it's ready to be used
> once the T-PHY controller is enabled.
> 
> [...]

Applied to v6.12-next/dts64, thanks!

[1/1] arm64: dts: mediatek: mt8188: Fix USB3 PHY port default status
      commit: 6bb64877a41561bc78e0f4e9e04d524a0155d6aa

Cheers,
Angelo



Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ