[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <172959700464.951219.12544487122968669454.b4-ty@arm.com>
Date: Tue, 22 Oct 2024 12:36:49 +0100
From: Catalin Marinas <catalin.marinas@....com>
To: linux-arm-kernel@...ts.infradead.org,
Ard Biesheuvel <ardb+git@...gle.com>
Cc: Will Deacon <will@...nel.org>,
linux-kernel@...r.kernel.org,
linux-crypto@...r.kernel.org,
herbert@...dor.apana.org.au,
Ard Biesheuvel <ardb@...nel.org>,
Eric Biggers <ebiggers@...nel.org>,
Kees Cook <kees@...nel.org>
Subject: Re: [PATCH v4 0/3] arm64: Speed up CRC-32 using PMULL instructions
On Fri, 18 Oct 2024 09:53:48 +0200, Ard Biesheuvel wrote:
> The CRC-32 code is library code, and is not part of the crypto
> subsystem. This means that callers may not generally be aware of the
> kind of implementation that backs it, and so we've refrained from using
> FP/SIMD code in the past, as it disables preemption, and this may incur
> scheduling latencies that the caller did not anticipate.
>
> This was solved a while ago, and on arm64, kernel mode FP/SIMD no longer
> disables preemption.
>
> [...]
Applied to arm64 (for-next/crc32), thanks!
[1/3] arm64/lib: Handle CRC-32 alternative in C code
https://git.kernel.org/arm64/c/fc7454107d1b
[2/3] arm64/crc32: Reorganize bit/byte ordering macros
https://git.kernel.org/arm64/c/b98b23e19492
[3/3] arm64/crc32: Implement 4-way interleave using PMULL
https://git.kernel.org/arm64/c/a6478d69cf56
--
Catalin
Powered by blists - more mailing lists