[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1f98dce5-acff-4c3b-8190-8230070fbe7f@amd.com>
Date: Wed, 23 Oct 2024 08:15:26 -0500
From: Mario Limonciello <mario.limonciello@....com>
To: Dhananjay Ugwekar <Dhananjay.Ugwekar@....com>
Cc: linux-pm@...r.kernel.org, linux-kernel@...r.kernel.org,
gautham.shenoy@....com, perry.yuan@....com, rafael@...nel.org,
viresh.kumar@...aro.org
Subject: Re: [PATCH 0/4] cpufreq/amd-pstate:Cleanups
On 10/23/2024 05:21, Dhananjay Ugwekar wrote:
> Explicitly rename functions that enable CPPC as *_cppc_*.
>
> Do not clear MSR_AMD_CPPC_ENABLE as it is a set-once register, i.e. it
> cannot be cleared.
>
> Propagate the epp value to shared mem in the reenable function.
>
> Replicate the offline flow of MSR based systems in shared mem systems.
>
> Dhananjay Ugwekar (4):
> cpufreq/amd-pstate: Rename functions that enable CPPC
> cpufreq/amd-pstate: Do not attempt to clear MSR_AMD_CPPC_ENABLE
> cpufreq/amd-pstate: Call cppc_set_epp_perf in the reenable function
> cpufreq/amd-pstate: Align offline flow of shared memory and MSR based
> systems
>
> drivers/cpufreq/amd-pstate.c | 39 ++++++++++++++++++++++--------------
> 1 file changed, 24 insertions(+), 15 deletions(-)
>
Thanks!
Reviewed-by: Mario Limonciello <mario.limonciello@....com>
Powered by blists - more mailing lists