lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: 
 <172979223702.2327357.3480935063596875410.git-patchwork-notify@kernel.org>
Date: Thu, 24 Oct 2024 17:50:37 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Jesse Taube <jesse@...osinc.com>
Cc: linux-riscv@...ts.infradead.org, corbet@....net, paul.walmsley@...ive.com,
 palmer@...belt.com, aou@...s.berkeley.edu, conor@...nel.org, robh@...nel.org,
 krzk+dt@...nel.org, cleger@...osinc.com, evan@...osinc.com,
 ajones@...tanamicro.com, charlie@...osinc.com, xiao.w.wang@...el.com,
 andy.chiu@...ive.com, ebiggers@...gle.com, greentime.hu@...ive.com,
 bjorn@...osinc.com, heiko@...ech.de, costa.shul@...hat.com,
 akpm@...ux-foundation.org, bhe@...hat.com, apatel@...tanamicro.com,
 zong.li@...ive.com, samitolvanen@...gle.com, ben.dooks@...ethink.co.uk,
 alexghiti@...osinc.com, gustavoars@...nel.org, erick.archer@....com,
 j.granados@...sung.com, linux-doc@...r.kernel.org,
 linux-kernel@...r.kernel.org, devicetree@...r.kernel.org
Subject: Re: [PATCH v9 0/6] RISC-V: Detect and report speed of unaligned vector
 accesses

Hello:

This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:

On Tue, 20 Aug 2024 11:24:18 -0400 you wrote:
> Adds support for detecting and reporting the speed of unaligned vector
> accesses on RISC-V CPUs. Adds vec_misaligned_speed key to the hwprobe
> adds Zicclsm to cpufeature and fixes the check for scalar unaligned
> emulated all CPUs. The vec_misaligned_speed key keeps the same format
> as the scalar unaligned access speed key.
> 
> This set does not emulate unaligned vector accesses on CPUs that do not
> support them. Only reports if userspace can run them and speed of
> unaligned vector accesses if supported.
> 
> [...]

Here is the summary with links:
  - [v9,1/6] RISC-V: Check scalar unaligned access on all CPUs
    https://git.kernel.org/riscv/c/8d20a739f17a
  - [v9,2/6] RISC-V: Scalar unaligned access emulated on hotplug CPUs
    https://git.kernel.org/riscv/c/9c528b5f7927
  - [v9,3/6] RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED
    https://git.kernel.org/riscv/c/c05a62c92516
  - [v9,4/6] RISC-V: Detect unaligned vector accesses supported
    (no matching commit)
  - [v9,5/6] RISC-V: Report vector unaligned access speed hwprobe
    https://git.kernel.org/riscv/c/e7c9d66e313b
  - [v9,6/6] RISC-V: hwprobe: Document unaligned vector perf key
    https://git.kernel.org/riscv/c/40e09ebd791f

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html



Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ