[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241024062105.782330-1-inochiama@gmail.com>
Date: Thu, 24 Oct 2024 14:21:00 +0800
From: Inochi Amaoto <inochiama@...il.com>
To: Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Jiri Slaby <jirislaby@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Ilpo Järvinen <ilpo.jarvinen@...ux.intel.com>,
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>,
Chen Wang <unicorn_wang@...look.com>,
Inochi Amaoto <inochiama@...look.com>
Cc: Inochi Amaoto <inochiama@...il.com>,
linux-kernel@...r.kernel.org,
linux-serial@...r.kernel.org,
devicetree@...r.kernel.org
Subject: [PATCH v3 0/3] serial: 8250_dw: Introduce SG2044 uart support.
SG2044 relys on an internal divisor when calculating bitrate, which
means a wrong clock for the most common bitrates. So a quirk is needed
for this uart device to skip the set rate call and only relys on the
internal UART divisor.
Changed from v1:
1. patch 1: improve the bindings commit message.
2. patch 2: rename jh7100 quirk and rename the quirk to
dw8250_skip_set_rate_data.
Changed from v2:
1. patch 1: add a new patch to merge the vendor specific compatibles
2. patch 2: adopt the new patch.
Inochi Amaoto (3):
dt-bindings: serial: snps,dw-apb-uart: merge duplicate compatible
entry.
dt-bindings: serial: snps-dw-apb-uart: Add Sophgo SG2044 uarts
serial: 8250_dw: Add Sophgo SG2044 quirk
.../devicetree/bindings/serial/snps-dw-apb-uart.yaml | 11 +++--------
drivers/tty/serial/8250/8250_dw.c | 5 +++--
2 files changed, 6 insertions(+), 10 deletions(-)
--
2.47.0
Powered by blists - more mailing lists