| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20241025114555.1363-1-shiju.jose@huawei.com> Date: Fri, 25 Oct 2024 12:45:49 +0100 From: <shiju.jose@...wei.com> To: <dave.jiang@...el.com>, <dan.j.williams@...el.com>, <jonathan.cameron@...wei.com>, <alison.schofield@...el.com>, <vishal.l.verma@...el.com>, <ira.weiny@...el.com>, <dave@...olabs.net>, <linux-cxl@...r.kernel.org> CC: <linux-kernel@...r.kernel.org>, <linuxarm@...wei.com>, <tanxiaofei@...wei.com>, <prime.zeng@...ilicon.com>, <shiju.jose@...wei.com> Subject: [PATCH v3 0/6] Update Event Records to CXL spec rev 3.1 From: Shiju Jose <shiju.jose@...wei.com> Add updates for the changes in CXL spec rev 3.1 in the CXL events records and CXL trace events implementation. Notes: 1. Please apply following fix patch first if not present. https://patchwork.kernel.org/project/cxl/patch/20241014143003.1170-1-shiju.jose@huawei.com/ 2. Verified with modified CXL error injection in QEMU CXL emulation and CXL mock test in kernel. (Thanks to Jonathan for verifying with CXL mock test setup). Shiju Jose (6): cxl/events: Update Common Event Record to CXL spec rev 3.1 cxl/events: Add Component Identifier formatting for CXL spec rev 3.1 cxl/events: Update General Media Event Record to CXL spec rev 3.1 cxl/events: Update DRAM Event Record to CXL spec rev 3.1 cxl/events: Update Memory Module Event Record to CXL spec rev 3.1 cxl/test: Update test code for event records to CXL spec rev 3.1 drivers/cxl/core/trace.h | 258 +++++++++++++++++++++++++++++------ include/cxl/event.h | 20 ++- tools/testing/cxl/test/mem.c | 23 +++- 3 files changed, 252 insertions(+), 49 deletions(-) -- 2.34.1
Powered by blists - more mailing lists