lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZxySp0kkUinBPhjD@gondor.apana.org.au>
Date: Sat, 26 Oct 2024 14:56:39 +0800
From: Herbert Xu <herbert@...dor.apana.org.au>
To: Gatien Chevallier <gatien.chevallier@...s.st.com>
Cc: Olivia Mackall <olivia@...enic.com>, Rob Herring <robh@...nel.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>,
	Maxime Coquelin <mcoquelin.stm32@...il.com>,
	Alexandre Torgue <alexandre.torgue@...s.st.com>,
	Lionel Debieve <lionel.debieve@...s.st.com>, marex@...x.de,
	linux-crypto@...r.kernel.org, devicetree@...r.kernel.org,
	linux-stm32@...md-mailman.stormreply.com,
	linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v4 0/4] Add support for stm32mp25x RNG

On Wed, Oct 16, 2024 at 10:04:17AM +0200, Gatien Chevallier wrote:
> This patchset adds support for the Random Number
> Generator(RNG) present on the stm32mp25x platforms.
> On these platforms, the clock management and the RNG
> parameters are different.
> 
> While there, update the RNG max clock frequency on
> stm32mp15 platforms according to the latest specs.
> 
> Tested on the stm32mp257f-ev1 platform with a deep
> power sequence with rngtest before/after the sequence with
> satisfying results.
> 
> Same was done on stm32mp135f-dk to make sure no regression was added.
> 
> On stm32mp157c-dk2, I didn't perform a power sequence but the rngtest
> results were satisfying.
> 
> Signed-off-by: Gatien Chevallier <gatien.chevallier@...s.st.com>
> ---
> Changes in v4:
> - Changed the restrictions on clock names per compatible
> - Link to v3: https://lore.kernel.org/r/20241015-rng-mp25-v2-v3-0-87630d73e5eb@foss.st.com
> 
> Changes in v3:
> - Add restriction on clock-names some compatibles
> - Use clk_bulk APIs in the RNG driver to avoid manually handling clocks.
> - Link to v2: https://lore.kernel.org/r/20241011-rng-mp25-v2-v2-0-76fd6170280c@foss.st.com
> 
> Changes in V2:
> 	-Fixes in bindings
> 	-Removed MP25 RNG example
> 	-Renamed RNG clocks for mp25 to "core" and "bus"
> 
> ---
> Gatien Chevallier (4):
>       dt-bindings: rng: add st,stm32mp25-rng support
>       hwrng: stm32 - implement support for STM32MP25x platforms
>       hwrng: stm32 - update STM32MP15 RNG max clock frequency
>       arm64: dts: st: add RNG node on stm32mp251
> 
>  .../devicetree/bindings/rng/st,stm32-rng.yaml      | 28 +++++++-
>  arch/arm64/boot/dts/st/stm32mp251.dtsi             | 10 +++
>  drivers/char/hw_random/stm32-rng.c                 | 76 ++++++++++++++++------
>  3 files changed, 94 insertions(+), 20 deletions(-)
> ---
> base-commit: 8e929cb546ee42c9a61d24fae60605e9e3192354
> change-id: 20241011-rng-mp25-v2-b6460ef11e1f
> 
> Best regards,
> -- 
> Gatien Chevallier <gatien.chevallier@...s.st.com>

Patches 1-3 applied.  Thanks.
-- 
Email: Herbert Xu <herbert@...dor.apana.org.au>
Home Page: http://gondor.apana.org.au/~herbert/
PGP Key: http://gondor.apana.org.au/~herbert/pubkey.txt

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ