[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Zyh0D9N8SgQd_zne@andrea>
Date: Mon, 4 Nov 2024 09:13:19 +0200
From: Andrea Parri <parri.andrea@...il.com>
To: Alexandre Ghiti <alexghiti@...osinc.com>
Cc: Jonathan Corbet <corbet@....net>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>, Conor Dooley <conor@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Nathan Chancellor <nathan@...nel.org>,
Peter Zijlstra <peterz@...radead.org>,
Ingo Molnar <mingo@...hat.com>, Will Deacon <will@...nel.org>,
Waiman Long <longman@...hat.com>, Boqun Feng <boqun.feng@...il.com>,
Arnd Bergmann <arnd@...db.de>, Leonardo Bras <leobras@...hat.com>,
Guo Ren <guoren@...nel.org>, linux-doc@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-riscv@...ts.infradead.org, linux-arch@...r.kernel.org
Subject: Re: [PATCH v6 00/13] Zacas/Zabha support and qspinlocks
> Alexandre Ghiti (11):
> riscv: Move cpufeature.h macros into their own header
> riscv: Do not fail to build on byte/halfword operations with Zawrs
> riscv: Implement cmpxchg32/64() using Zacas
> dt-bindings: riscv: Add Zabha ISA extension description
> riscv: Implement cmpxchg8/16() using Zabha
> riscv: Improve zacas fully-ordered cmpxchg()
> riscv: Implement arch_cmpxchg128() using Zacas
> riscv: Implement xchg8/16() using Zabha
> riscv: Add ISA extension parsing for Ziccrse
> dt-bindings: riscv: Add Ziccrse ISA extension description
> riscv: Add qspinlock support
>
> Guo Ren (2):
> asm-generic: ticket-lock: Reuse arch_spinlock_t of qspinlock
> asm-generic: ticket-lock: Add separate ticket-lock.h
For the series,
Reviewed-by: Andrea Parri <parri.andrea@...il.com>
Andrea
Powered by blists - more mailing lists