linux-kernel - Re: [PATCH net-next] eth: fbnic: Add PCIe hardware statistics

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20241106171257.GA1529850@bhelgaas>
Date: Wed, 6 Nov 2024 11:12:57 -0600
From: Bjorn Helgaas <helgaas@...nel.org>
To: Leon Romanovsky <leon@...nel.org>
Cc: Sanman Pradhan <sanman.p211993@...il.com>,
	Bjorn Helgaas <bhelgaas@...gle.com>, netdev@...r.kernel.org,
	alexanderduyck@...com, kuba@...nel.org, kernel-team@...a.com,
	davem@...emloft.net, edumazet@...gle.com, pabeni@...hat.com,
	horms@...nel.org, corbet@....net, mohsin.bashr@...il.com,
	sanmanpradhan@...a.com, andrew+netdev@...n.ch,
	vadim.fedorenko@...ux.dev, jdamato@...tly.com, sdf@...ichev.me,
	linux-doc@...r.kernel.org, linux-kernel@...r.kernel.org,
	linux-pci@...r.kernel.org
Subject: Re: [PATCH net-next] eth: fbnic: Add PCIe hardware statistics

On Wed, Nov 06, 2024 at 02:22:51PM +0200, Leon Romanovsky wrote:
> On Tue, Nov 05, 2024 at 04:26:25PM -0800, Sanman Pradhan wrote:
> > Add PCIe hardware statistics support to the fbnic driver. These stats
> > provide insight into PCIe transaction performance and error conditions,
> > including, read/write and completion TLP counts and DWORD counts and
> > debug counters for tag, completion credit and NP credit exhaustion
> > 
> > The stats are exposed via ethtool and can be used to monitor PCIe
> > performance and debug PCIe issues.
> 
> And how does PCIe statistics belong to ethtool?
> 
> This PCIe statistics to debug PCIe errors and arguably should be part of
> PCI core and not hidden in netdev tool.

How would this be done in the PCI core?  As far as I can tell, all
these registers are device-specific and live in some device BAR.

Bjorn