[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20241109-am65-cpsw-multi-rx-dscp-v3-0-1cfb76928490@kernel.org>
Date: Sat, 09 Nov 2024 13:00:06 +0200
From: Roger Quadros <rogerq@...nel.org>
To: Siddharth Vadapalli <s-vadapalli@...com>,
Andrew Lunn <andrew+netdev@...n.ch>,
"David S. Miller" <davem@...emloft.net>, Eric Dumazet <edumazet@...gle.com>,
Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>,
Simon Horman <horms@...nel.org>
Cc: linux-omap@...r.kernel.org, netdev@...r.kernel.org,
linux-kernel@...r.kernel.org, srk@...com, Pekka Varis <p-varis@...com>,
Roger Quadros <rogerq@...nel.org>
Subject: [PATCH net-next v3 0/2] net: ethernet: ti: am65-cpsw: enable DSCP
to priority map for RX
Configure DSCP to Priority mapping registers so that IP precedence
field (top 3 bits of DSCP) map it to one of the 8 priority queues
for RX traffic.
Also update Priority to Thread maping to be compliant with
IEEE802.1Q-2014. Priority Code Point (PCP) 2 is higher priority than
PCP 0 (Best Effort). PCP 1 (Background) is lower priority than
PCP 0 (Best Effort).
Signed-off-by: Roger Quadros <rogerq@...nel.org>
---
Changes in v3:
- Added Reviewed-by tag to patch 1
- Added macros for DSCP PRI field size and DSCP PRI per register
- Drop unnecessary readl() in am65_cpsw_port_set_dscp_map()
- Link to v2: https://lore.kernel.org/r/20241107-am65-cpsw-multi-rx-dscp-v2-0-9e9cd1920035@kernel.org
Changes in v2:
- Updated references to more recent standard IEEE802.1Q-2014.
- Dropped reference to web link which might change in the future.
- Typo fix in commit log.
- Link to v1: https://lore.kernel.org/r/20241105-am65-cpsw-multi-rx-dscp-v1-0-38db85333c88@kernel.org
---
Roger Quadros (2):
net: ethernet: ti: am65-cpsw: update pri_thread_map as per IEEE802.1Q-2014
net: ethernet: ti: am65-cpsw: enable DSCP to priority map for RX
drivers/net/ethernet/ti/am65-cpsw-nuss.c | 54 ++++++++++++++++++++++++++++++++
drivers/net/ethernet/ti/cpsw_ale.c | 36 ++++++++++++---------
2 files changed, 76 insertions(+), 14 deletions(-)
---
base-commit: 42f7652d3eb527d03665b09edac47f85fb600924
change-id: 20241101-am65-cpsw-multi-rx-dscp-000b2c4af6d0
Best regards,
--
Roger Quadros <rogerq@...nel.org>
Powered by blists - more mailing lists