lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d5215862-2e46-48d2-9b12-2f59b78e0c59@collabora.com>
Date: Wed, 13 Nov 2024 09:49:14 +0100
From: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
To: Yang Li <yang.lee@...ux.alibaba.com>, matthias.bgg@...il.com, kw@...ux.com
Cc: linux-pci@...r.kernel.org, linux-mediatek@...ts.infradead.org,
 linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
 Abaci Robot <abaci@...ux.alibaba.com>
Subject: Re: [PATCH -next] PCI: mediatek-gen3: Remove unneeded semicolon

Il 11/11/24 02:09, Yang Li ha scritto:
> This patch removes an redundant semicolon.
> 
> ./drivers/pci/controller/pcie-mediatek-gen3.c:414:2-3: Unneeded
> semicolon
> 
> Reported-by: Abaci Robot <abaci@...ux.alibaba.com>
> Closes: https://bugzilla.openanolis.cn/show_bug.cgi?id=11789
> Signed-off-by: Yang Li <yang.lee@...ux.alibaba.com>

Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>

> ---
>   drivers/pci/controller/pcie-mediatek-gen3.c | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/drivers/pci/controller/pcie-mediatek-gen3.c b/drivers/pci/controller/pcie-mediatek-gen3.c
> index f333afb92a21..be52e3a123ab 100644
> --- a/drivers/pci/controller/pcie-mediatek-gen3.c
> +++ b/drivers/pci/controller/pcie-mediatek-gen3.c
> @@ -411,7 +411,7 @@ static int mtk_pcie_startup_port(struct mtk_gen3_pcie *pcie)
>   		if (pcie->num_lanes > 1)
>   			val |= FIELD_PREP(PCIE_SETTING_LINK_WIDTH,
>   					  GENMASK(fls(pcie->num_lanes >> 2), 0));
> -	};
> +	}
>   	writel_relaxed(val, pcie->base + PCIE_SETTING_REG);
>   
>   	/* Set Link Control 2 (LNKCTL2) speed restriction, if any */



Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ