[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <8499070c-311b-4e05-abb1-43f3dafa3cee@oss.qualcomm.com>
Date: Thu, 14 Nov 2024 16:23:05 +0100
From: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
To: Yuvaraj Ranganathan <quic_yrangana@...cinc.com>,
Herbert Xu <herbert@...dor.apana.org.au>,
"David S. Miller" <davem@...emloft.net>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley
<conor+dt@...nel.org>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>
Cc: linux-arm-msm@...r.kernel.org, linux-crypto@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 2/2] arm64: dts: qcom: qcs8300: enable the inline crypto
engine
On 13.11.2024 5:33 AM, Yuvaraj Ranganathan wrote:
> Add an ICE node to qcs8300 SoC description and enable it by adding a
> phandle to the UFS node.
>
> Signed-off-by: Yuvaraj Ranganathan <quic_yrangana@...cinc.com>
> ---
> arch/arm64/boot/dts/qcom/qcs8300.dtsi | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qcom/qcs8300.dtsi
> index 2c35f96c3f28..2d6ce6014329 100644
> --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi
> +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi
> @@ -685,6 +685,7 @@ &mc_virt SLAVE_EBI1 0>,
> <0 0>,
> <0 0>,
> <0 0>;
> + qcom,ice = <&ice>;
> status = "disabled";
> };
>
> @@ -710,6 +711,13 @@ ufs_mem_phy: phy@...7000 {
> status = "disabled";
> };
>
> + ice: crypto@...8000 {
> + compatible = "qcom,qcs8300-inline-crypto-engine",
> + "qcom,inline-crypto-engine";
> + reg = <0x0 0x01d88000 0x0 0x8000>;
This should be a big longer
Konrad
Powered by blists - more mailing lists