linux-kernel - 回覆: [net-next 3/3] net: ftgmac100: Support for AST2700

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID:
 <SEYPR06MB51348460E58B8601F630B4819D5B2@SEYPR06MB5134.apcprd06.prod.outlook.com>
Date: Thu, 14 Nov 2024 01:46:10 +0000
From: Jacky Chou <jacky_chou@...eedtech.com>
To: Maxime Chevallier <maxime.chevallier@...tlin.com>
CC: "andrew+netdev@...n.ch" <andrew+netdev@...n.ch>, "davem@...emloft.net"
	<davem@...emloft.net>, "edumazet@...gle.com" <edumazet@...gle.com>,
	"kuba@...nel.org" <kuba@...nel.org>, "pabeni@...hat.com" <pabeni@...hat.com>,
	"robh@...nel.org" <robh@...nel.org>, "krzk+dt@...nel.org"
	<krzk+dt@...nel.org>, "conor+dt@...nel.org" <conor+dt@...nel.org>,
	"p.zabel@...gutronix.de" <p.zabel@...gutronix.de>, "ratbert@...aday-tech.com"
	<ratbert@...aday-tech.com>, "netdev@...r.kernel.org"
	<netdev@...r.kernel.org>, "devicetree@...r.kernel.org"
	<devicetree@...r.kernel.org>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>
Subject:
 回覆: [net-next 3/3] net: ftgmac100: Support for AST2700

Hi Maxime

Thank you for your reply.

> > The AST2700 is the 7th generation SoC from Aspeed, featuring three
> > GPIO controllers that are support 64-bit DMA capability.
> > Adding features is shown in the following list.
> > 1.Support 64-bit DMA
> >   Add the high address (63:32) registers for description address and the
> >   description field for packet buffer with high address part.
> >   These registers and fields in legacy Aspeed SoC are reserved.
> >   This 64-bit DMA changing has verified on legacy Aspeed Soc, like
> >   AST2600.
> 
> Maybe each of these features should be in a dedicated patch ?

Agree. I will separate them into separate patches on next version.

> 
> > 2.Set RMII pin strap in AST2700 compitable
> 				  compatible
> 
> >   Use bit 20 of MAC 0x50 to represent the pin strap of AST2700 RMII and
> >   RGMII. Set to 1 is RMII pin, otherwise is RGMII.
> >   This bis is also reserved in legacy Aspeed SoC.
> > Signed-off-by: Jacky Chou <jacky_chou@...eedtech.com>
> 
> [...]
> 
> > @@ -349,6 +354,10 @@ static void ftgmac100_start_hw(struct ftgmac100
> *priv)
> >  	if (priv->netdev->features & NETIF_F_HW_VLAN_CTAG_RX)
> >  		maccr |= FTGMAC100_MACCR_RM_VLAN;
> >
> > +	if (of_device_is_compatible(priv->dev->of_node, "aspeed,ast2700-mac")
> &&
> > +	    priv->netdev->phydev->interface == PHY_INTERFACE_MODE_RMII)
> > +		maccr |= FTGMAC100_MACCR_RMII_ENABLE;
> 
> The driver code takes the assumption that netdev->phydev might be NULL, I
> think you should therefore add an extra check here as well before getting the
> interface mode.

Agree. I will add a check for netdev->phydev here. Perhaps it is null.

Thanks,
Jacky