[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20241121180526.2364759-1-kan.liang@linux.intel.com>
Date: Thu, 21 Nov 2024 10:05:26 -0800
From: kan.liang@...ux.intel.com
To: peterz@...radead.org,
mingo@...hat.com,
linux-kernel@...r.kernel.org
Cc: acme@...nel.org,
namhyung@...nel.org,
qzhao@...hat.com,
mpetlan@...hat.com,
vmolnaro@...hat.com,
Kan Liang <kan.liang@...ux.intel.com>
Subject: [PATCH] perf/x86/intel: Add Arrow Lake U support
From: Kan Liang <kan.liang@...ux.intel.com>
>From PMU's perspective, the new Arrow Lake U is the same as the
Meteor Lake.
Signed-off-by: Kan Liang <kan.liang@...ux.intel.com>
---
arch/x86/events/intel/core.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/x86/events/intel/core.c b/arch/x86/events/intel/core.c
index a7d92e70e756..23104dc9a599 100644
--- a/arch/x86/events/intel/core.c
+++ b/arch/x86/events/intel/core.c
@@ -7534,6 +7534,7 @@ __init int intel_pmu_init(void)
case INTEL_METEORLAKE:
case INTEL_METEORLAKE_L:
+ case INTEL_ARROWLAKE_U:
intel_pmu_init_hybrid(hybrid_big_small);
x86_pmu.pebs_latency_data = cmt_latency_data;
--
2.38.1
Powered by blists - more mailing lists